IPR-PCIE/4 Altera, IPR-PCIE/4 Datasheet - Page 17
IPR-PCIE/4
Manufacturer Part Number
IPR-PCIE/4
Description
IP CORE Renewal Of IP-PCIE/4
Manufacturer
Altera
Type
MegaCorer
Specifications of IPR-PCIE/4
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
PCI Express Compiler, x4 Link Width
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 17 of 362
- Download datasheet (7Mb)
Chapter 1: Datasheet
General Description
December 2010 Altera Corporation
Device Programming Modes with PCI Express Initialization
The Stratix V architecture introduces a new option for sequencing the processes that
configure the FPGA and initialize the PCI Express link. In prior devices, a monolithic
Program Object File (.pof) programmed the I/O ring and FPGA fabric before the PCIe
link training and enumeration began. In Stratix V, the .pof file is divided into two
parts. The IO bitstream contains the data to program the I/O ring and PCI Express IP
core. The core bitstream contains the data to program the FPGA fabric.
In Stratix V devices, the I/O ring and PCI Express link are programmed first, allowing
the PCI Express link to reach the L0 state and begin operation independently, before
the rest of the core is
used to program the rest of the device. Programming the FPGA fabric using the PCIe
link is called Configuration via PCI Express (CvPCIe).
that implement CvPCIe.
Figure 1–2. CvPCIe in Stratix V Devices
CvPCIe has the following advantages:
■
■
■
■
■
■
It provides a simpler software model for configuration. A smart host can use the
PCIe protocol and the application topology to initialize and update the FPGA
fabric.
It enables dynamic core updates without requiring a system power down.
It improves security for the proprietary core bitstream.
It reduces system costs by reducing the size of the flash device to store the .pof.
It facilitates hardware acceleration.
It may reduce system size because a single CvPCIe link can be used to configure
multiple FPGAs.
Host CPU
programmed.
Configuration via
PCIe Port
USB Port
PCI Express
(CvPCIe)
Download cable
After the PCI Express link is established, it can be
IP Core
PCIe
Quad Flash
Config Cntl
Serial or
Stratix V Device
Block
Figure 1–3
Device Configuration
Active Serial or
Active Quad
PCI Express Compiler User Guide
shows the blocks
1–7
Related parts for IPR-PCIE/4
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/1
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/8
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP NIOS II MEGACORE RENEW
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-XAUIPCS
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: