IPR-PCI/MT64 Altera, IPR-PCI/MT64 Datasheet - Page 167
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
IPR-PCI/MT64
Manufacturer Part Number
IPR-PCI/MT64
Description
IP CORE Renewal Of IP-PCI/MT64
Manufacturer
Altera
Type
MegaCorer
Specifications of IPR-PCI/MT64
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Arria II GX, Cyclone, Stratix
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
PCI Compiler, Master/Target, 64 bit
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 167 of 358
- Download datasheet (3Mb)
Altera Corporation
January 2011
Master Read Transactions
This section describes the behavior of the PCI MegaCore functions in the
following types of master read transactions:
■
■
Memory Read Transactions
The PCI MegaCore functions support the following types of matched bus
width and mismatched bus width memory read transactions in master
mode:
■
■
■
1
For each type of transaction, the following sequence of events is the same:
1.
2.
3.
1
Memory read
I/O and configuration read
Burst memory read
Single-cycle memory read
Mismatched bus width memory read
The local side asserts lm_req32n to request a 32-bit transaction (or
lm_req64n to request a 64-bit transaction.) Consequently, the PCI
side asserts reqn to request bus ownership from the PCI arbiter.
When the PCI arbiter grants bus ownership by asserting the gntn
signal, the PCI side asserts lm_adr_ackn on the local side to
acknowledge the transaction address and command. During the
same clock cycle when lm_adr_ackn is asserted, the local side
must provide the address on l_adi[31..0] and the command on
l_cbeni[3..0]. At the same time, the PCI side turns on the
drivers for framen (and req64n for 64-bit transactions.)
The PCI side begins the PCI address phase. During the PCI address
phase, the local side must provide the byte enables for the
transaction on the l_cbeni bus. At the same time, the PCI side
turns on the driver for irdyn.
Mismatched bus-width transactions are 32-bit PCI transactions
performed by the pci_mt64 MegaCore function.
The PCI MegaCore function uses the initial byte enable values
throughout the transaction, and ignores any changes to the
signals on the l_cbeni bus after this phase. If the Allow
Variable Byte Enables During Burst Transactions option is
turned on in the Parameterize - PCI Compiler wizard, you must
keep the byte enables constant throughout the transaction.
Typically the byte enable values are set to 0x00 for master read
transactions.
PCI Compiler Version 10.1
Functional Description
3–93
Related parts for IPR-PCI/MT64
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![IPR-PCI/MT32](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT32
Manufacturer:
Altera
Datasheet:
![IPR-PCI/T32](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T32
Manufacturer:
Altera
Datasheet:
![IPR-PCI/T64](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T64
Manufacturer:
Altera
Datasheet:
![IPR-PCIE/1](/photos/24/19/241936/4696145_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/1
Manufacturer:
Altera
Datasheet:
![IPR-PCIE/4](/photos/24/19/241936/4696145_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/4
Manufacturer:
Altera
Datasheet:
![IPR-PCIE/8](/photos/24/19/241936/4696145_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/8
Manufacturer:
Altera
Datasheet:
![DK-CYCII-2C20N](/photos/9/20/92074/mfgdk-cycii-2c20nboard_tmb.jpg)
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610IPC-25](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-30](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet: