IP-POSPHY4 Altera, IP-POSPHY4 Datasheet - Page 84
IP-POSPHY4
Manufacturer Part Number
IP-POSPHY4
Description
IP CORE - POS-PHY Level 4 SPI 4.2 Interface
Manufacturer
Altera
Type
MegaCorer
Datasheet
1.IP-POSPHY4.pdf
(144 pages)
Specifications of IP-POSPHY4
Software Application
IP CORE, Interface And Protocols, COMMUNICATION
Supported Families
Arria GX, Cyclone, HardCopy, Stratix
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
POS-PHY Level 4 Interface, Link-Layer/PHY Layer
License
Initial License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 84 of 144
- Download datasheet (3Mb)
5–12
POS-PHY Level 4 MegaCore Function User Guide
A DIP-2 error occurs when the DIP-2 code locally calculated on the received status
message does not match the DIP-2 received in the status message. If a DIP-2 error
occurs, the err_ts_dip2 signal is asserted at the end of the calendar sequence for a
single clock cycle.
A framing status error occurs for three regions:
■
■
■
If a framing status error occurs, the err_ts_frm signal is asserted for one cycle.
The stat_ts_sync signal indicates that the status channel is synchronized. It is
deasserted under the following conditions:
■
■
■
■
Two 4-bit inputs, ctl_ts_sync_good_theshold and ctl_ts_sync_bad_theshold
control the stat_ts_sync signal.
The stat_ts_sync signal is asserted when a programmed good_level number of
consecutive, non-errored calendar sequences is received. When stat_ts_sync is
asserted, the MegaCore function sends status normally, based on the received status.
The transmitter’s credit and scheduling logic can send normal traffic (refer to
Figure
When something other than framing is received when the framing pattern is
expected.
When an unexpected reserved (‘b11) is received.
When Hitless B/W reprovisioning is turned on, and a calendar select word is not
‘b01 or ‘b10.
At start up, reset, or user rsfrm
Continuous framing is received
The MAximum Calendar Length or Calendar Multiplier parameters of the status
channel are improperly configured
Continuous DIP-2 errors are received (more than DIP-2 bad threshold)
5–6).
Chapter 5: Functional Description—Transmitter
December 2010 Altera Corporation
Error Flagging and Handling
Related parts for IP-POSPHY4
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE Renewal Of IP-POSPHY4
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP Thermal Transfer Printer With Peel/Present Option
Manufacturer:
BRADY
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: