EVAL-ADUC812QSZ Analog Devices Inc, EVAL-ADUC812QSZ Datasheet - Page 23

no-image

EVAL-ADUC812QSZ

Manufacturer Part Number
EVAL-ADUC812QSZ
Description
Analog MCU Evaluation Board
Manufacturer
Analog Devices Inc
Series
QuickStart™ Kitr
Type
MCUr
Datasheet

Specifications of EVAL-ADUC812QSZ

Silicon Manufacturer
Analog Devices
Core Architecture
8051
Silicon Core Number
ADuC812
Tool / Board Applications
General Purpose MCU, MPU, DSP, DSC
Mcu Supported Families
ADUC8xx
Contents
Evaluation Board, Power Supply, Cable, Software and Documentation
Development Tool Type
Hardware - Eval/Demo Board
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With/related Products
ADuC812
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
To drive significant loads with the DAC outputs, external
buffering may be required, as illustrated in Figure 22.
The DAC output buffer also features a high impedance disable
function. In the chip’s default power-on state, both DACs are
disabled, and their outputs are in a high impedance state (or
“three-state”) where they remain inactive until enabled in software.
This means that if a zero output is desired during power-up or
power-down transient conditions, then a pull-down resistor must
be added to each DAC output. Assuming this resistor is in place,
REV. E
Figure 21. Source and Sink Current Capability with
V
REF
= V
3
2
1
0
0
Figure 22. Buffering the DAC Outputs
DD
= 3 V
SOURCE/SINK CURRENT – mA
5
10
9
10
ADuC812
15
–23–
the DAC outputs will remain at ground potential whenever the
DAC is disabled. However, each DAC output will still spike
briefly when power is first applied to the chip, and again when
each DAC is first enabled in software. Typical scope shots of
these spikes are given in Figure 23 and Figure 24, respectively.
Figure 23. DAC Output Spike at Chip Power-Up
Figure 24. DAC Output Spike at DAC Enable
5
200 s/DIV
s/DIV, 1V/DIV
DAC OUT – 500mV/DIV
AV
DD
ADuC812
– 2V/DIV

Related parts for EVAL-ADUC812QSZ