EP9307-IR Cirrus Logic Inc, EP9307-IR Datasheet - Page 296

• Manufacturer Part Number: EP9307-IR
• Description: IC Universal Platform ARM9 SOC Prcessor
• Manufacturer: Cirrus Logic Inc
• Series: EP9r

Specifications of EP9307-IR

• Core Processor: ARM9
• Core Size: 16/32-Bit
• Speed: 200MHz
• Connectivity: EBI/EMI, Ethernet, I²C, IrDA, Keypad/Touchscreen, SPI, UART/USART, USB
• Peripherals: AC'97, DMA, I&sup2:S, LCD, LED, MaverickKey, POR, PWM, WDT
• Number Of I /o: 14
• Program Memory Type: ROMless
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 3.6 V
• Data Converters: A/D 8x12b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 272-TFBGA
• Processor Series: EP93xx
• Core: ARM920T
• Data Bus Width: 32 bit
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2
• Development Tools By Supplier: EDB9307A-Z
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• For Use With: 598-1133 - KIT DEVELOPMENT EP9307 ARM9
• Eeprom Size: -
• Program Memory Size: -
• Lead Free Status / Rohs Status: No
• Other names: 598-1255

8
8-32
Graphics Accelerator
EP93xx User’s Guide
D:
M:
SYDIR, SXDIR:
DYDIR, DXDIR:
Copyright 2007 Cirrus Logic
‘1’ - Pixel Expansion Mapping Function enabled
‘0’ - Pixel Expansion Mapping Function disabled
The Pixel Expansion Mapping Function converts single bit
pixels in the source image to defined pixel-depth (see
Table
When BG = ‘0’, source image pixels are unaffected
(transparent) when they are copied to the destination
image. When BG = ‘1’, source image pixels that have a
value of ‘0’ are copied to the destination image with the
color value in the BG field of the
and source image pixels that have a value of ‘1’ are copied
to the destination image with the color value in the MASK
field of the
Destination Mode - Read/Write
The value in the this field specifies the destination mode:
‘00’ - Disabled
‘01’ - Destination AND Mode
‘10’ - Destination OR Mode
‘11’ - Destination XOR Mode
Mask Mode - Read/Write
The value in the this field specifies the mask mode:
‘00’ - Disabled
‘01’ - Mask AND Mode
‘10’ - Mask OR Mode
‘11’ - Mask XOR Mode
Counter/Accumulator Direction - Read/Write
Write the values of the DYDIR and DXDIR bits to the
SYDIR and DXDIR bits, respectively.
Counter/Accumulator and Line Direction - Read/Write
The value of these bits specifies the general direction that
the current Graphics Acceleration function places pixels
on the display:
For a Block Fill or Block Copy function:
DXDIR = ‘1’ - Left in X
DXDIR = ‘0’ - Right in X
DYDIR = ‘1’ - Up in Y
8-23) pixels in the destination image.
BLOCKMASK
register.
BACKGROUND
DS785UM1
register