P89LPC938FA NXP Semiconductors, P89LPC938FA Datasheet - Page 37
![IC, MCU 8BIT 80C51 8K FLASH, PLCC28](/photos/19/0/190085/ge28plcc05-40_sml.jpg)
P89LPC938FA
Manufacturer Part Number
P89LPC938FA
Description
IC, MCU 8BIT 80C51 8K FLASH, PLCC28
Manufacturer
NXP Semiconductors
Datasheet
1.P89LPC938FA.pdf
(68 pages)
Specifications of P89LPC938FA
Controller Family/series
(8051) 8052
Core Size
8bit
No. Of I/o's
26
Program Memory Size
8KB
Eeprom Memory Size
512Byte
Ram Memory Size
768Byte
Cpu Speed
18MHz
Oscillator Type
External,
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
P89LPC938FA
Manufacturer:
ST
Quantity:
760
Part Number:
P89LPC938FA
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
P89LPC938FA,129
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
P89LPC938FAЈ¬129
Manufacturer:
NXP
Quantity:
1 503
Philips Semiconductors
9397 750 14051
Product data sheet
Fig 15. SPI block diagram.
SPI STATUS REGISTER
BY 4, 16, 64, 128
CPU clock
DIVIDER
SELECT
SPI CONTROL
7.22 SPI
The P89LPC938 provides another high-speed serial communication interface—the SPI
interface. SPI is a full-duplex, high-speed, synchronous communication bus with two
operation modes: Master mode and Slave mode. Up to 3 Mbit/s can be supported in either
Master or Slave mode. It has a Transfer Completion Flag and Write Collision Flag
Protection.
The SPI interface has four pins: SPICLK, MOSI, MISO and SS:
Typical connections are shown in
•
•
SPICLK, MOSI and MISO are typically tied together between two or more SPI
devices. Data flows from master to slave on MOSI (Master Out Slave In) pin and flows
from slave to master on MISO (Master In Slave Out) pin. The SPICLK signal is output
in the master mode and is input in the slave mode. If the SPI system is disabled, i.e.,
SPEN (SPCTL.6) = 0 (reset value), these pins are configured for port functions.
SS is the optional slave select pin. In a typical configuration, an SPI master asserts
one of its port pins to select one SPI device as the current slave. An SPI slave device
uses its SS pin to determine whether it is selected.
interrupt
request
SPI clock (master)
SPI
MSTR
SPEN
Rev. 01 — 25 February 2005
internal
data
bus
SPI CONTROL REGISTER
8-BIT SHIFT REGISTER
READ DATA BUFFER
CLOCK LOGIC
Figure 16
clock
8-bit microcontroller with 10-bit A/D converter
through
Figure
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
18.
P89LPC938
M
M
M
S
S
S
CONTROL
LOGIC
PIN
002aaa900
MISO
P2.3
MOSI
P2.2
SPICLK
P2.5
SS
P2.4
37 of 68