GS1559CBE2 GENNUM, GS1559CBE2 Datasheet - Page 66

• Manufacturer Part Number: GS1559CBE2
• Description: IC, DES, 48.5MHZ 20BIT 1.485GBPS BGA-100
• Manufacturer: GENNUM

Specifications of GS1559CBE2

• Supply Voltage Range: 1.71V To 1.89V, 3.13V To 3.47V
• Operating Temperature Range: 0°C To +70°C
• Digital Ic Case Style: BGA
• No. Of Pins: 100
• Termination Type: SMD
• Control Interface: Serial
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

4.13 JTAG
When the JTAG/HOST input pin of the GS1559 is set HIGH, the host interface port
will be configured for JTAG test operation. In this mode, pins H4 to H6 and J6
become TMS, TCK, TDO, and TDI. In addition, the RESET_TRST pin will operate
as the test reset pin.
Boundary scan testing using the JTAG interface will be enabled in this mode.
There are two methods in which JTAG can be used on the GS1559:
1. As a stand-alone JTAG interface to be used at in-circuit ATE (Automatic Test
2. Under control of the host for applications such as system power on self tests.
When the JTAG tests are applied by ATE, care must be taken to disable any other
devices driving the digital I/O pins. If the tests are to be applied only at ATE, this
can be accomplished with tri-state buffers used in conjunction with the
JTAG/HOST input signal. This is shown in
Figure 4-14: In-Circuit JTAG
Alternatively, if the test capabilities are to be used in the system, the host may still
control the JTAG/HOST input signal, but some means for tri-stating the host must
exist in order to use the interface at ATE. This is represented in
Figure 4-15: System JTAG
Please contact your Gennum representative to obtain the BSDL model for the GS1559.
30572 - 7
Application HOST
Equipment) during PCB assembly; or
Tri-State
Application HOST
May 2007
In-circuit ATE probe
In-circuit ATE probe
SCLK_TCK
SDIN_TDI
CS_TMS
SDOUT_TDO
JTAG_HOST
GS1559
SCLK_TCK
SDIN_TDI
CS_TMS
SDOUT_TDO
JTAG_HOST
Figure
GS1559
4-14.
GS1559 Data Sheet
Figure
4-15.
66 of 73