PIC18F452I/L Microchip Technology, PIC18F452I/L Datasheet - Page 225

no-image

PIC18F452I/L

Manufacturer Part Number
PIC18F452I/L
Description
IC, 8BIT MCU, PIC18F, 40MHZ, LCC-44
Manufacturer
Microchip Technology
Datasheet

Specifications of PIC18F452I/L

Controller Family/series
PIC18
No. Of I/o's
34
Eeprom Memory Size
256Byte
Ram Memory Size
1.5KB
Cpu Speed
40MHz
No. Of Timers
4
Core Size
8 Bit
Program Memory Size
16 KWords
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
BRA
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Example:
© 2006 Microchip Technology Inc.
Q Cycle Activity:
Before Instruction
After Instruction
operation
Decode
PC
PC
No
Q1
Read literal
operation
Unconditional Branch
[ label ] BRA
-1024
(PC) + 2 + 2n
None
Add the 2’s complement number
’2n’ to the PC. Since the PC will
have incremented to fetch the next
instruction, the new address will be
PC+2+2n. This instruction is a
two-cycle instruction.
1
2
HERE
1101
No
Q2
'n'
=
=
address (HERE)
address (Jump)
n
0nnn
BRA
1023
operation
Process
Data
No
Q3
n
PC
Jump
nnnn
Write to PC
operation
No
Q4
nnnn
BSF
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Example:
Q Cycle Activity:
Before Instruction
After Instruction
Decode
FLAG_REG
FLAG_REG
Q1
register 'f'
Bit Set f
[ label ] BSF
0
0
a
1
None
Bit 'b' in register 'f' is set. If ‘a’ is 0
Access Bank will be selected, over-
riding the BSR value. If ‘a’ = 1, then
the bank will be selected as per the
BSR value.
1
1
BSF
Read
1000
Q2
=
=
f
b
[0,1]
f<b>
PIC18FXX2
255
7
0x0A
0x8A
FLAG_REG, 7, 1
bbba
Process
Data
Q3
f,b[,a]
DS39564C-page 223
ffff
register 'f'
Write
Q4
ffff

Related parts for PIC18F452I/L