DP83815DUJB National Semiconductor, DP83815DUJB Datasheet - Page 69
![IC, ENET CTRL 10BASET, 100MBPS, LBGA-160](/photos/19/0/190058/4551706_sml.jpg)
DP83815DUJB
Manufacturer Part Number
DP83815DUJB
Description
IC, ENET CTRL 10BASET, 100MBPS, LBGA-160
Manufacturer
National Semiconductor
Datasheet
1.DP83815DUJB.pdf
(108 pages)
Specifications of DP83815DUJB
Data Rate
100Mbps
Ethernet Type
10BASE-T
Supply Current
170mA
Supply Voltage Range
3V To 3.6V
Operating Temperature Range
0°C To +70°C
No. Of Pins
160
Termination Type
SMD
Filter Terminals
SMD
Rohs Compliant
No
Data Rate Max
100Mbps
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DP83815DUJB
Manufacturer:
NS
Quantity:
996
Company:
Part Number:
DP83815DUJB
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
DP83815DUJB
Manufacturer:
NS/国半
Quantity:
20 000
Company:
Part Number:
DP83815DUJB/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
4.0 Register Set
4.3.3 PHY Identifier Register #1
The PHY Identifier Registers #1 and #2 together form a unique identifier for the PHY section of this device. The Identifier
consists of a concatenation of the Organizationally Unique Identifier (OUI), the vendor's model number and the model
revision number. A PHY may return a value of zero in each of the 32 bits of the PHY Identifier if desired. The PHY
Identifier is intended to support network management. National Semiconductor's IEEE assigned OUI is 080017h.
4.3.4 PHY Identifier Register #2
4.3.5 Auto-Negotiation Advertisement Register
This register contains the advertised abilities of this device as they will be transmitted to its link partner during Auto-
Negotiation.
15:10
12:11
15:0
Bit
Bit
Bit
9:4
3:0
15
14
13
10
VNDR_MDL
Bit Name
Bit Name
Bit Name
MDL_REV
OUI_MSB
OUI_LSB
Reserved
Reserved
PAUSE
NP
RF
Offset: 0088h
Offset: 008Ch
Offset: 0090h
(Continued)
Tag: PHYIDR1
Tag: PHYIDR2
Tag: ANAR
OUI Most Significant Bits: Default: <0010 0000 0000 0000>
Bits 3 to 18 of the OUI (080017h) are stored in bits 15 to 0 of this register. The most significant two bits of
the OUI are ignored (the IEEE standard refers to these as bits 1 and 2).
OUI Least Significant Bits: Default: <01 0111>
Bits 19 to 24 of the OUI (080017h) are mapped to bits 15 to 10 of this register respectively.
Vendor Model Number: Default: <00 0010>
The six bits of vendor model number are mapped to bits 9 to 4 (most significant bit to bit 9).
Model Revision Number: Default: <0001>
Four bits of the vendor model revision number are mapped to bits 3 to 0 (most significant bit to bit 3). This
field will be incremented for all major device changes.
Next Page Indication: Default: 0
0 = Next Page Transfer not desired
1 = Next Page Transfer desired
Reserved by IEEE: Writes ignored, Read as 0
Remote Fault: Default: 0
1 = Advertises that this device has detected a Remote Fault
0 = No Remote Fault detected
Reserved for Future IEEE use: Write as 0, Read as 0
PAUSE: Default: dependent on the setting of the PAUSE_ADV in the CFG register
1 = Advertise that the DTE (MAC) has implemented both the optional MAC control sublayer and the pause
function as specified in clause 31 and annex 31B of 802.3u.
0 = No MAC based full duplex flow control
Access: Read Only
Access: Read Only
Access: Read Write
Size: 16 bits
Size: 16 bits
Size: 16 bits
69
Description
Description
Description
Hard Reset: 2000h
Hard Reset: 5C21h
Hard Reset: 05E1h
www.national.com