STM32F105VBH6 STMicroelectronics, STM32F105VBH6 Datasheet - Page 63

no-image

STM32F105VBH6

Manufacturer Part Number
STM32F105VBH6
Description
IC ARM CORTEX MCU 128KB 100LFBGA
Manufacturer
STMicroelectronics
Series
STM32r
Datasheet

Specifications of STM32F105VBH6

Core Processor
ARM® Cortex-M3™
Core Size
32-Bit
Speed
72MHz
Connectivity
CAN, I²C, IrDA, LIN, SPI, UART/USART, USB OTG
Peripherals
DMA, POR, PWM, Voltage Detect, WDT
Number Of I /o
80
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
2 V ~ 3.6 V
Data Converters
A/D 16x12b; D/A 2x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-LFBGA
Core
ARM Cortex M3
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM32F105VBH6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM32F105VBH6
Manufacturer:
ST
0
Part Number:
STM32F105VBH6
0
STM32F105xx, STM32F107xx
I
Unless otherwise specified, the parameters given in
are derived from tests performed under the ambient temperature, f
supply voltage conditions summarized in
Refer to
function characteristics (NSS, SCK, MOSI, MISO for SPI and WS, CK, SD for I
Table 42.
2
DuCy(SCK)
S - SPI interface characteristics
1/t
Symbol
t
t
t
w(SCKH)
t
w(SCKL)
t
t
su(NSS)
t
t
t
t
t
t
h(NSS)
t
r(SCK)
f(SCK)
t
f
su(MI)
t
v(MO)
h(MO)
su(SI)
a(SO)
v(SO)
h(SO)
h(MI)
c(SCK)
h(SI)
SCK
Section 5.3.12: I/O port characteristics
SPI characteristics
SPI clock frequency
SPI clock rise and fall
time
SPI slave input clock
duty cycle
NSS setup time
NSS hold time
SCK high and low time
Data input setup time
Data input hold time
Data output access
time
Data output valid time Slave mode (after enable edge)
Data output valid time Master mode (after enable edge)
Data output hold time
Parameter
Doc ID 15274 Rev 5
Master mode
Slave mode
Capacitive load: C = 30 pF
Slave mode
Slave mode
Slave mode
Master mode, f
presc = 4
Master mode
Slave mode
Master mode
Slave mode
Slave mode, f
Slave mode (after enable edge)
Master mode (after enable edge)
Table
Conditions
9.
for more details on the input/output alternate
PCLK
PCLK
= 20 MHz
Table 42
= 36 MHz,
for SPI or in
Electrical characteristics
PCLKx
4 t
2 t
Min
30
32
10
PCLK
PCLK
50
4
5
5
5
frequency and V
Table 43
3*t
Max
18
70
60
34
2
18
PCLK
8
8
S).
for I
63/101
MHz
Unit
ns
ns
%
2
S
DD

Related parts for STM32F105VBH6