MSC8144VT800A Freescale Semiconductor, MSC8144VT800A Datasheet - Page 36

• Manufacturer Part Number: MSC8144VT800A
• Description: IC DSP QUAD 800MHZ 783FCBGA
• Manufacturer: Freescale Semiconductor
• Series: MSC81xx StarCorer
• Type: SC3400 Corer

Specifications of MSC8144VT800A

• Interface: Ethernet, I²C, SPI, TDM, UART, UTOPIA
• Clock Rate: 800MHz
• Non-volatile Memory: External
• On-chip Ram: 10.5MB
• Voltage - I/o: 3.30V
• Voltage - Core: 1.00V
• Operating Temperature: 0°C ~ 90°C
• Mounting Type: Surface Mount
• Package / Case: 783-BBGA, FCBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Electrical Characteristics
2.6.3
The MSC8144 has several inputs to the reset logic:
All MSC8144 reset sources are fed into the reset controller, which takes different actions depending on the source of the reset.
The reset status register indicates the most recent sources to cause a reset.
Table 18
36
Power-on reset
(PORESET)
External hard
reset (HRESET)
External soft reset
(SRESET)
Host reset
command through
the TAP
Software
watchdog reset
RapidIO reset
Software hard
reset
Software soft reset
Configuration pins sampled (Refer to
Section 2.6.3.2 for details).
PLL state reset
Select reset configuration source
System reset configuration write
•
•
•
•
•
•
•
•
Name
Reset Action/Reset Source
Power-on reset (PORESET)
External hard reset (HRESET)
External soft reset (SRESET)
Software watchdog reset
JTAG reset
RapidIO reset
Software hard reset
Software soft reset
summarizes the reset actions that occur as a result of the different reset sources.
Reset Timing
Input/ Output
Input/ Output
Direction
Internal
Internal
Internal
Internal
Internal
Input
MSC8144 Quad Core Digital Signal Processor Data Sheet, Rev. 16
Table 18. Reset Actions for Each Reset Source
Initiates the power-on reset flow that resets the MSC8144 and configures various attributes of the
MSC8144. On PORESET, the entire MSC8144 device is reset. All PLLs states is reset, HRESET
and SRESET are driven, the extended cores are reset, and system configuration is sampled. The
reset source and word are configured only when PORESET is asserted.
Initiates the hard reset flow that configures various attributes of the MSC8144. While HRESET is
asserted, SRESET is also asserted. HRESET is an open-drain pin. Upon hard reset, HRESET and
SRESET are driven, the extended cores are reset, and system configuration is sampled. Note that
the RCW (reset Configuration Word) is not reloaded during HRESET assertion after out of power on
reset sequence. The reset configuration word is described in the Reset chapter in the MSC8144
Reference Manual.
Initiates the soft reset flow. The MSC8144 detects an external assertion of SRESET only if it occurs
while the MSC8144 is not asserting reset. SRESET is an open-drain pin. Upon soft reset, SRESET is
driven, the extended cores are reset, and system configuration is maintained.
When a host reset command is written through the Test Access Port (TAP), the TAP logic asserts the
soft reset signal and an internal soft reset sequence is generated.
When the MSC8144 watchdog count reaches zero, a software watchdog reset is signalled. The
enabled software watchdog event then generates an internal hard reset sequence.
When the RapidIO logic asserts the RapidIO hard reset signal, it generates an internal hard reset
sequence.
A hard reset sequence can be initialized by writing to a memory mapped register (RCR)
A soft reset sequence can be initialized by writing to a memory mapped register (RCR)
Power-On Reset
External only
(PORESET)
Yes
Yes
Yes
Yes
Table 17. Reset Sources
Hard Reset (HRESET)
(Software Watchdog,
Software or RapidIO)
External or Internal
No
No
No
No
Table 17
Description
describes the reset sources.
External or
Software
internal
No
No
No
No
Soft Reset (SRESET)
Freescale Semiconductor
EXTEST, CLAMP, or
JTAG Command:
HIGHZ
No
No
No
No