LFXP2-30E-5FN484C Lattice, LFXP2-30E-5FN484C Datasheet - Page 209
![FPGA - Field Programmable Gate Array 30KLUTs 363 I/O Inst -on DSP 1.2V -5 Spd](/photos/16/15/161505/landingpagelatticexp2_sml.jpg)
LFXP2-30E-5FN484C
Manufacturer Part Number
LFXP2-30E-5FN484C
Description
FPGA - Field Programmable Gate Array 30KLUTs 363 I/O Inst -on DSP 1.2V -5 Spd
Manufacturer
Lattice
Specifications of LFXP2-30E-5FN484C
Number Of Macrocells
29000
Number Of Programmable I/os
363
Data Ram Size
396288
Supply Voltage (max)
1.26 V
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Supply Voltage (min)
1.14 V
Package / Case
FPBGA-484
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFXP2-30E-5FN484C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 209 of 341
- Download datasheet (10Mb)
Lattice Semiconductor
DQSDLL Configuration: By default, this DLL will generate a 90-degree phase shift for the DQS strobe based on
the frequency of the input reference clock to the DLL. The user can control the sensitivity to jitter by using the
LOCK_SENSITIVITY attribute. This configuration bit can be programmed to be either “HIGH” or “LOW”.
The DLL Lock Detect circuit has two modes of operation controlled by the LOCK_SENSITIVITY bit, which selects
more or less sensitivity to jitter. If this DLL is operated at or above 150 MHz, it is recommended that the
LOCK_SENSITIVITY bit be programmed “HIGH” (more sensitive). When running at or below 100 MHz, it is recom-
mended that the bit be programmed “LOW” (more tolerant). For 133 MHz, the LOCK_SENSITIVITY bit can go
either way.
DQSBUFC
This primitive implements the DQS delay and the DQS transition detector logic. Figure 11-7 shows the primitive
symbol.
Figure 11-7. DQSBUFC Symbol
The DQSBUFC is composed of the DQS Delay, the DQS Transition Detect and the DQSXFER block as shown in
Figure 11-8. This block inputs the DQS and delays it by 90 degrees. It also generates the DDR Clock Polarity and
the DQSXFER signal. The preamble detect (PRMBDET) signal is generated from the DQSI input using a voltage
divider circuit.
DQSI
CLK
READ
DQSDEL
XCLK
DQSBUFC
11-5
DDRCLKPOL
DATAVALID
PRMBDET
DQSXFER
DQSO
DQSC
LatticeXP2 High-Speed I/O Interface
Related parts for LFXP2-30E-5FN484C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![LFXP2-30E-6FTN256I](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeXP2 Family 29000 Cells Flash Technology 1.2V 256-Pin FTBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFXP2-30E-6FTN256C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC DSP 30KLUTS 201I/O 256FTBGA
Manufacturer:
Lattice
Datasheet:
![LFXP2-30E-5FTN256I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC DSP 30KLUTS 201I/O 256FTBGA
Manufacturer:
Lattice
Datasheet:
![LFXP2-30E-6FN484C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC DSP 30KLUTS 363I/O 484FPBGA
Manufacturer:
Lattice
Datasheet:
![LFXP2-30E-5FN484I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC DSP 30KLUTS 363I/O 484FPBGA
Manufacturer:
Lattice
Datasheet:
![LFXP2-30E-6FN672C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC DSP 30KLUTS 472I/O 672FPBGA
Manufacturer:
Lattice
Datasheet:
![LFXP2-30E-5FN672I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC DSP 30KLUTS 472I/O 672FPBGA
Manufacturer:
Lattice
Datasheet:
![LFXP2-30E-5FT256C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 30KLUTS 201I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
![LFXP2-30E-5FTN256C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 30KLUTS 201I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
![LFXP2-30E-5F672C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 30KLUTS 472I/O 672-BGA
Manufacturer:
Lattice
Datasheet:
![LFXP2-30E-5FN672C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 30KLUTS 472I/O 672-BGA
Manufacturer:
Lattice
Datasheet:
![LFXP2-30E-5FT256I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 30KLUTS 201I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
![LFXP2-30E-6FT256I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 30KLUTS 201I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
![LFXP2-30E-7FTN256C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 30KLUTS 201I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
![LFXP2-30E-5F672I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 30KLUTS 472I/O 672-BGA
Manufacturer:
Lattice
Datasheet: