CP2110-F01-GM Silicon Laboratories Inc, CP2110-F01-GM Datasheet - Page 15

IC HID USB-TO-UART BRIDGE 24QFN

CP2110-F01-GM

Manufacturer Part Number
CP2110-F01-GM
Description
IC HID USB-TO-UART BRIDGE 24QFN
Manufacturer
Silicon Laboratories Inc
Datasheets

Specifications of CP2110-F01-GM

Package / Case
24-WFQFN Exposed Pad
Applications
UART-to-USB Bridge
Interface
UART, USB
Voltage - Supply
1.8V, 3 V ~ 3.6 V
Mounting Type
Surface Mount
Input Voltage Range (max)
3.6 V
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Operating Supply Voltage
3.3 V
Supply Current (max)
18.5 mA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
336-2003 - KIT EVAL FOR CP2110
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
336-2006-5

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CP2110-F01-GM
Manufacturer:
ST
Quantity:
12 000
Part Number:
CP2110-F01-GMR
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
7. GPIO Pins
The CP2110 supports 10 user-configurable GPIO pins. Each of these GPIO pins are usable as inputs, open-drain
outputs, or push-pull outputs. Six of these GPIO pins also have alternate functions which are listed in Table 11.
More information regarding the configuration and usage of these pins is available in “AN144: CP21xx
Customization Guide” available on the Silicon Labs website.
The default configuration for all of the GPIO pins is provided in Table 12. The configuration of the pins is one-time
programmable for each device. See Section 8 for more information about programming the GPIO pin functionality.
The difference between an open-drain output and a push-pull output is when the GPIO output is driven to logic
high. A logic high, open-drain output pulls the pin to the VIO rail through an internal, pull-up resistor. A logic high,
push-pull output directly connects the pin to the VIO voltage. Open-drain outputs are typically used when
interfacing to logic at a higher voltage than the VIO pin. These pins can be safely pulled to the higher, external
voltage through an external pull-up resistor. The maximum external pull-up voltage is 5 V.
The speed of reading and writing the GPIO pins is subject to the timing of the USB bus. GPIO pins configured as
inputs or outputs are not recommended for real-time signalling.
GPIO Pin
GPIO.0
GPIO.1
GPIO.2
GPIO.3
GPIO.4
RS-485 Transceiver Control
Default Function
GPIO Input
TX Toggle
Table 12. GPIO Pin Default Configuration
RTS
CTS
Table 11. GPIO Pin Alternate Functions
GPIO Pin
GPIO.0
GPIO.1
GPIO.2
GPIO.3
GPIO.4
GPIO.5
RS-485 Transceiver Control
Rev. 1.0
Alternate Function
CLK Output
RX Toggle
TX Toggle
CTS
RTS
GPIO Pin
GPIO.5
GPIO.6
GPIO.7
GPIO.8
GPIO.9
GPIO Push-Pull Output
GPIO Push-Pull Output
Default Function
GPIO Input
GPIO Input
RX Toggle
CP2110
15

Related parts for CP2110-F01-GM