SI4205-BM Silicon Laboratories Inc, SI4205-BM Datasheet - Page 6
![no-image](/images/manufacturer_photos/0/6/609/silicon_laboratories_inc_sml.jpg)
SI4205-BM
Manufacturer Part Number
SI4205-BM
Description
IC TXRX TRI-BAND 32LGA
Manufacturer
Silicon Laboratories Inc
Datasheet
1.SI4205-BM.pdf
(38 pages)
Specifications of SI4205-BM
Frequency
850MHz, 900MHz, 1.8GHz, 1.9GHz
Modulation Or Protocol
GSM
Applications
Cellular, GSM Cellular Radio
Voltage - Supply
2.7 V ~ 3.3 V
Data Interface
PCB, Surface Mount
Antenna Connector
PCB, Surface Mount
Package / Case
32-LGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Power - Output
-
Operating Temperature
-
Sensitivity
-
Memory Size
-
Data Rate - Maximum
-
Current - Transmitting
-
Current - Receiving
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SI4205-BM
Manufacturer:
SILICON
Quantity:
6 119
Company:
Part Number:
SI4205-BMR
Manufacturer:
SILAB
Quantity:
18 603
Table 4. AC Characteristics
(V
Aero I
6
Parameter
SCLK Cycle Time
SCLK Rise Time
SCLK Fall Time
SCLK High Time
SCLK Low Time
PDN Rise Time
PDN Fall Time
SDI Setup Time to SCLK↑
SDI Hold Time from SCLK↑
SEN↓ to SCLK↑ Delay Time
SCLK↑ to SEN↑ Delay Time
SEN↑ to SCLK↑ Delay Time
SEN Pulse Width
SCLK↓ to SDO Time
Digital Input Pin Capacitance
XIN Input Resistance
XIN Input Capacitance
XIN Input Sensitivity
XIN Input Frequency
Notes:
DD
1. Two programming options are allowed for SEN. Either option may be used. In both cases, the SEN pulse width must be
2. For pins SCLK, SDI, SEN, XEN, and PDN.
3. For XIN pin.
4. The XSEL and
= 2.7 to 3.0 V, T
at least 10 ns after writing all registers except after DGAIN is written. After DGAIN is written, SEN must be held high for
at least 130 µs. See “AN50: Aero Transceiver Programming Guide.”
1
A
= –20 to 85 °C)
3
DIV2
3,4
3
3
bits control internal divide-by-two circuits and do not effect the XOUT pin.
2
Symbol
t
W1
V
t
R
C
t
t
t
t
f
HOLD
t
t
t
t
t
t
CLK
t
EN1
EN2
EN3
REF
REF
t
t
W2
LO
PR
PF
SU
, t
CA
XIN
XIN
HI
R
F
W3
XSEL = 0, DIV2 = 0
XSEL = 1, DIV2 = 1
Rev. 1.0
DGAIN bits only
Test Condition
Option 2 only
Figures 1, 3
Figures 1, 3
Figures 1, 3
Figures 1, 3
Figures 1, 3
Figures 3, 4
Figures 3, 4
Figures 3, 4
Figure 2
Figure 2
Figure 3
Figure 3
Figure 3
Figure 4
Min
130
0.5
35
10
10
15
10
10
12
12
10
10
10
—
—
—
—
—
—
—
—
7
Typ
15
10
13
26
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Max
50
50
10
10
27
20
14
—
—
—
—
—
—
—
—
—
—
—
—
—
—
5
MHz
MHz
Unit
V
pF
kΩ
pF
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
µs
ns
ns
PP