ENW-C9A02A3E Panasonic - ECG, ENW-C9A02A3E Datasheet - Page 8
![MODULE ZIGBEE 2.4GHZ EMBER W/ANT](/photos/14/20/142050/enw-c9a02a3e_sml.jpg)
ENW-C9A02A3E
Manufacturer Part Number
ENW-C9A02A3E
Description
MODULE ZIGBEE 2.4GHZ EMBER W/ANT
Manufacturer
Panasonic - ECG
Series
PAN4570r
Specifications of ENW-C9A02A3E
Frequency
2.4GHz
Modulation Or Protocol
802.15.4 Zigbee
Applications
General Purpose
Power - Output
3dBm
Sensitivity
-97dBm
Voltage - Supply
2.1 V ~ 3.6 V
Current - Receiving
37.5mA
Current - Transmitting
41.5mA
Data Interface
PCB, Surface Mount
Memory Size
128kB Flash, 5kB SRAM
Antenna Connector
On-Board, Chip
Operating Temperature
-40°C ~ 85°C
Package / Case
Module
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Data Rate - Maximum
-
Other names
ENWC9A02A3E
P13685TR
PAN4570-ANT
P13685TR
PAN4570-ANT
CLASSIFICATION
Einstufung
SUBJECT
Thema
CUSTOMER’S CODE
PAN4570
HIGH FREQUENCY PRODUCTS DIVISION
PANASONIC ELECTRONIC DEVICES
Pin
No.
9
10
11
12
13
14
15
16
17
18
19
20
21
22
Pin
Name
GPIO3
GPIO4
GPIO5
GPIO6
GND1
GPIO7
GPIO8
GPIO9
GPIO10
GPIO11
GPIO12
GPIO13
GPIO14
GPIO15
(EUROPE) GmbH
Module Business
MODEM FOR IEEE802.15.4 (ZIGBEE)
Pin
Signal
GPIO3
SSEL
TMR1IB.1
GPIO4
ADC0
PTI_EN
GPIO5
ADC1
PTI_DATA
GPIO6
ADC2
TMR2CLK
TMR1ENMSK
GND
GPIO7
ADC3
REG_EN
GPIO8
VREF_OUT
TMR1CLK
TMR2ENMSK
IRQA
GPIO9
TXD
MO
MSDA
TMR1IA.2
GPIO10
RXD
MI
MSCL
TMR1IB.2
GPIO11
CTS
MCLK
TMR2IA.1
GPIO12
RTS
TMR2IB.1
GPIO13
TMR2OA
TMR1IA.3
GPIO14
TMR2OB
TMR1IB.3
IRQB
GPIO15
TMR1OA
TMR2IA.3
IRQC
“ZigBee” Modem“ (IEEE802.15.4)
PRODUCT SPECIFICATION
PANASONIC’S CODE
ENWCZA0xyzE
Produktspezifikation
Pin
Type
I/O
I
I
I/O
Analog
O
I/O
Analog
O
I/O
Analog
I
I
I/O
I/O
Analog
O
I/O
Analog
I
I
I
I/O
O
O
I/O
I
I/O
I
I
I/O
I
I/O
I
O
I
I/O
O
I
I/O
O
I
I/O
O
I
I
I/O
O
I
I
Description
Digital I/O
SPI slave select of Serial Controller SC2
Capture Input B of Timer 1
Digital I/O
ADC Input 0
Frame signal of Packet Trace Interface (PTI)
Digital I/O
ADC Input 1
Data signal of Packet Trace Interface (PTI)
Digital I/O
ADC Input 2
External clock input of Timer 2
External enable mask of Timer 1
ground
Digital I/O
ADC Input 3
External regulator open collector output
Digital I/O
ADC reference output
External clock input of Timer 1
External enable mask of Timer 2
External interupt source A
Digital I/O
UART transmit data of Serial Controller SC1
SPI master data out of Serial Controller SC1
I
Capture Input A of Timer 1
Digital I/O
UART receive data of Serial Controller SC1
SPI master data in of Serial Controller SC1
I
Capture Input B of Timer 2
Digital I/O
UART CTS handshake of Serial Controller SC1
SPI master clock of Serial Controller SC1
Capture Input A of Timer 2
Digital I/O
UART RTS handshake of Serial Controller SC1
Capture Input B for Timer 2
Digital I/O
Waveform Output A of Timer 2
Capture Input A of Timer 1
Digital I/O
Waveform Output B of Timer 2
Capture Input B of Timer 1
External interrupt source B
Digital I/O
Waveform Output A of Timer 1
Capture Input A of Timer 2
External interrupt source C
2
2
C data of Serial Controller SC2
C clock of Serial Controller SC1
APPROVED
genehmigt
No.
DS-4570-2400-102
PAGE
Seite
DATE
Datum
CHECKED
geprüft
16.03.2007
8 of 30
DESIGNED
erstellt
REV.
07