SI4136M-EVB Silicon Laboratories Inc, SI4136M-EVB Datasheet
SI4136M-EVB
Specifications of SI4136M-EVB
Related parts for SI4136M-EVB
SI4136M-EVB Summary of contents
Page 1
Features ...
Page 2
Si4136/Si4126 2 Rev. 1.41 ...
Page 3
T C ABLE O F ONTENTS Section 1. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 4
Si4136/Si4126 1. Electrical Specifications Table 1. Recommended Operating Conditions Parameter Ambient Temperature Supply Voltage Supply Voltages Difference Note: All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at nominal supply voltages and ...
Page 5
Table 3. DC Characteristics (V = 2 – ° Parameter 1 Total Supply Current 1 RF1 Mode Supply Current 1 RF2 Mode Supply Current 1 IF Mode Supply Current Standby Current ...
Page 6
Si4136/Si4126 Table 4. Serial Interface Timing (V = 2 – ° Parameter SCLK Cycle Time SCLK Rise Time SCLK Fall Time SCLK High Time SCLK Low Time 2 SDATA Setup ...
Page 7
Figure 2. Serial Interface Timing Diagram First bit clocked data field Figure 3. Serial Word ...
Page 8
Si4136/Si4126 Table 5. RF and IF Synthesizer Characteristics 2 3 – ° Parameter XIN Input Frequency XIN Input Frequency Reference Amplifier Sensitivity Phase Detector Update Frequency 2 RF1 VCO ...
Page 9
Table 5. RF and IF Synthesizer Characteristics (Continued – ° Parameter RF1 Harmonic Suppression RF2 Harmonic Suppression IF Harmonic Suppression RFOUT Power Level RFOUT Power Level IFOUT ...
Page 10
Si4136/Si4126 RF synthesizers settled to within 0.1 ppm frequency error. t pup PWDN SEN PDIB = 1 PDIB = 0 SDATA PDRB = 1 PDRB = 0 Figure 4. Software Power Management Timing Diagram 10 t pdn ...
Page 11
Figure 6. Typical Transient Response RF1 at 2.4 GHz with 1 MHz Phase Detector Update Frequency Rev. 1.41 Si4136/Si4126 11 ...
Page 12
Si4136/Si4126 -60 -70 -80 -90 -100 -110 -120 -130 -140 1.E+02 1.E+03 Figure 7. Typical RF1 Phase Noise at 2.4 GHz with 1 MHz Phase Detector Update Frequency Figure 8. Typical RF1 Spurious Response at 2.4 GHz with 1 MHz ...
Page 13
Figure 9. Typical RF2 Phase Noise at 2.1 GHz with 1 MHz Phase Detector Update Frequency Figure 10. Typical RF2 Spurious Response at 2.1 GHz with 1 MHz ...
Page 14
Si4136/Si4126 -60 -70 -80 -90 -100 -110 -120 -130 -140 1.E+02 Figure 11. Typical IF Phase Noise at 800 MHz with 1 MHz Phase Detector Update Frequency Figure 12. IF Spurious Response at 800 MHz with 1 MHz Phase Detector ...
Page 15
From 1 System SCLK Controller 2 SDATA 3 GND 4 GND GND GND 9 GND 10 GND 560 pF 11 RFOUT RFOUT 0.022 VDDR *Add 30 series resistor if ...
Page 16
Si4136/Si4126 2. Functional Description The Si4136 is a monolithic integrated circuit that performs IF and dual-band RF synthesis for many wireless communications applications. This integrated circuit (IC), along with a minimum number of external components, is all that is necessary ...
Page 17
CEN 2 2 L TOT NOM PKG Table 6 summarizes the characteristics of the IF VCO. Table 6. Si4136-BT/GT VCO Characteristics VCO Fcen Range Cnom Lpkg (MHz) (pF) (nH) Min ...
Page 18
Si4136/Si4126 programmed independently. Programming either the R- or N-Divider register for RF1 or RF2 automatically selects the associated output. When XINDIV2 = 0, the reference frequency on the XIN pin is divided by R and this signal is the input ...
Page 19
IF amplifier. For loads less than 500 LPWR should be set maximize the output level. For ...
Page 20
Si4136/Si4126 PWDN Pin AUTOPDB PWDN = 0 PWDN = 1 Note don’t care. 20 Table 10. Powerdown Configuration PDIB PDRB IF Circuitry ...
Page 21
Control Registers Register Name Bit Bit Bit Main Configuration 1 Phase Detector Gain 2 Powerdown RF1 N Divider 4 RF2 N 0 Divider 5 IF ...
Page 22
Si4136/Si4126 Register 0. Main Configuration Address Field = A[3:0] = 0000 Bit D17 D16 D15 D14 D13 D12 D11 D10 D9 Name AUXSEL Bit Name 17:14 Reserved 13:12 AUXSEL 11:10 IFDIV 9:7 Reserved 6 XINDIV2 5 ...
Page 23
Register 1. Phase Detector Gain Address Field (A[3:0]) = 0001 Bit D17 D16 D15 D14 D13 D12 D11 D10 D9 Name Bit Name 17:6 Reserved ...
Page 24
Si4136/Si4126 Register 2. Powerdown Address Field (A[3:0]) = 0010 Bit D17 D16 D15 D14 D13 D12 D11 D10 D9 Name Bit Name 17:2 Reserved 1 PDIB 0 PDRB Register 3. RF1 N Divider Address Field ...
Page 25
Register Divider Address Field (A[3:0]) = 0101 Bit D17 D16 D15 D14 D13 D12 D11 D10 D9 Name 0 0 Bit Name 17:16 Reserved 15 Register 6. RF1 R Divider Address Field (A[3:0]) = 0110 ...
Page 26
Si4136/Si4126 Register Divider Address Field (A[3:0]) = 1000 Bit D17 D16 D15 D14 D13 D12 D11 D10 Name Bit Name 17:13 Reserved Program to zero. 12 Divider for IF Synthesizer. ...
Page 27
Pin Descriptions: Si4136-BT/GT Pin Number(s) Name Description 1 SCLK Serial clock input 2 SDATA Serial data input 8–10, GND Common ground 16, 18 connect 11 RFOUT Radio frequency (RF) output of ...
Page 28
Si4136/Si4126 5. Pin Descriptions: Si4136-BM/GM Pin Number(s) Name 7–9, 14, GND 16, 18, 21, 22 RFOUT 11 VDDR 12 AUXOUT 13 PWDN 15 XIN 17 VDDD 19, 20 IFLA, IFLB 23 ...
Page 29
Ordering Guide Ordering Part Number Si4136-F-BT 2.5 GHz/2.3 GHz/IF OUT Si4136-F-GT 2.5 GHz/2.3 GHz/IF OUT/Lead Free Si4136-F-BM 2.5 GHz/2.3 GHz/IF OUT Si4136-F-GM 2.5 GHz/2.3 GHz/IF OUT/Lead Free Si4126-F-BM Si4126-F-GM 2.3 GHz/IF OUT/Lead Free 7. Si4136 Derivative Devices The Si4136 ...
Page 30
Si4136/Si4126 8. Package Outline: Si4136-BT/GT Figure 18 illustrates the package details for the Si4136-BT/GT. Table 12 lists the values for the dimensions shown in the illustration. E/2 ddd aaa C Seating Plane C Figure 18. ...
Page 31
Package Outline: Si4136-BM/GM Figure 19 illustrates the package details for the Si4136-BM/GM. Table 13 lists the values for the dimensions shown in the illustration TOP VIEW Figure 19. ...
Page 32
Si4136/Si4126 OCUMENT HANGE IST Revision 1.3 to Revision 1.4 Si4136-BT change to Si4136-BT/GT Si4136-BM change to Si4136-BM/GM Revision 1.4 to Revision 1.41 Updated contact information. 32 Rev. 1.41 ...
Page 33
N : OTES Si4136/Si4126 Rev. 1.41 33 ...
Page 34
... Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized ap- plication, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages. Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders. ...