DK-DEV-4SGX530N Altera, DK-DEV-4SGX530N Datasheet - Page 41
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
DK-DEV-4SGX530N
Manufacturer Part Number
DK-DEV-4SGX530N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IV GXr
Type
FPGAr
Datasheets
1.DK-DEV-4SGX530N.pdf
(57 pages)
2.DK-DEV-4SGX530N.pdf
(84 pages)
3.DK-DEV-4SGX530N.pdf
(1 pages)
Specifications of DK-DEV-4SGX530N
Contents
Board, Cable, Documentation, Power Supply
For Use With/related Products
Stratix® IV GX
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2714
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Chapter 2: Board Components
Components and Interfaces
Figure 2–10. SGMII Interface between FPGA (MAC) and Marvell 88E1111 PHY
Table 2–35. Ethernet PHY Pin Assignments, Signal Names and Functions
Table 2–36. Ethernet PHY Component Reference and Manufacturing Information
August 2010 Altera Corporation
U21.82
U21.81
U21.77
U21.75
U21.25
U21.24
U21.23
U21.28
U21
Board Reference
Board Reference
High-Speed Mezzanine Cards
MAC
SGMII Interface
S_OUT
Ethernet PHY BASE-T device
S_IN
SGMII TX data
SGMII TX data
SGMII RX data
SGMII RX data
Management bus control
Management bus data
Management bus interrupt
Device reset
Figure 2–10
88E1111 PHY.
Table 2–35
Table 2–36
information.
The development board contains two HSMC interfaces called port A and port B.
These HSMC interfaces support both single-ended and differential signaling. The
HSMC interface also allows JTAG, SMB, clock outputs and inputs, as well as power
for compatible HSMC cards. The HSMC is an Altera-developed open specification,
which allows you to expand the functionality of the development board through the
addition of daughtercards.
±
±
Description
Description
lists the Ethernet PHY interface pin assignments.
lists the Ethernet PHY interface component reference and manufacturing
shows the SGMII interface between the FPGA (MAC) and Marvell
88E1111
Device
Marvel
Semiconductor
Manufacturer
Schematic Signal
ENET_RESETn
ENET_TX_P
ENET_TX_N
ENET_RX_P
ENET_RX_N
ENET_MDIO
ENET_INTn
ENET_MDC
Name
Transformer
Stratix IV GX FPGA Development Board Reference Manual
88E1111-B2-CAAIC000
Manufacturing
Part Number
I/O Standard
LVDS
2.5-V
RJ45
www.marvell.com
Manufacturer
CAT 5 UTP:
- 10BASE-T
- 100BASE-TX
- 1000BASE-T
Stratix IV GX
Pin Number
Website
Device
AH34
AC31
AC32
M33
R30
L29
K29
V31
2–33