C8051F300 Silicon Laboratories Inc, C8051F300 Datasheet - Page 117

no-image

C8051F300

Manufacturer Part Number
C8051F300
Description
IC 8051 MCU 8K FLASH 11MLP
Manufacturer
Silicon Laboratories Inc
Series
C8051F30xr
Datasheets

Specifications of C8051F300

Core Processor
8051
Core Size
8-Bit
Speed
25MHz
Connectivity
SMBus (2-Wire/I²C), UART/USART
Peripherals
POR, PWM, Temp Sensor, WDT
Number Of I /o
8
Program Memory Size
8KB (8K x 8)
Program Memory Type
FLASH
Ram Size
256 x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 3.6 V
Data Converters
A/D 8x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
11-VQFN
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
C8051F300
Manufacturer:
SILICON
Quantity:
200
Part Number:
C8051F300-GM
Manufacturer:
SiliconL
Quantity:
1 888
Part Number:
C8051F300-GM
Manufacturer:
TST
Quantity:
5 000
Part Number:
C8051F300-GMR
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Company:
Part Number:
C8051F300-GMR
Quantity:
81 500
Part Number:
C8051F300-GS
Manufacturer:
SOLOMONSY
Quantity:
2 659
13.5.3. Slave Receiver Mode
Serial data is received on SDA and the clock is received on SCL. When slave events are enabled (INH = 0), the inter-
face enters Slave Receiver Mode when a START followed by a slave address and direction bit (WRITE in this case)
is received. Upon entering Slave Receiver Mode, an interrupt is generated and the ACKRQ bit is set. Software
responds to the received slave address with an ACK, or ignores the received slave address with a NACK. If the
received slave address is ignored, slave interrupts will be inhibited until the next START is detected. If the received
slave address is acknowledged, zero or more data bytes are received. Software must write the ACK bit after each
received byte to ACK or NACK the received byte. The interface exits Slave Receiver Mode after receiving a STOP.
Note that the interface will switch to Slave Transmitter Mode if SMB0DAT is written while an active Slave Receiver;
see
data bytes are shown, though any number of bytes may be received. Notice that the ‘data byte transferred’ interrupts
occur before the ACK cycle in this mode.
Section 13.5.4
for details on this procedure. Figure 13.10 shows a typical Slave Receiver sequence. Two received
S
Received by SMBus
Interface
Transmitted by
SMBus Interface
SLA
Figure 13.10. Typical Slave Receiver Sequence
Interrupt
W
A
Data Byte
Interrupt
Rev. 2.3
A
S = START
P = STOP
A = ACK
R = READ
SLA = Slave Address
Data Byte
C8051F300/1/2/3/4/5
Interrupt
A
Interrupt
P
117

Related parts for C8051F300