MC68HC705P6ACP Freescale Semiconductor, MC68HC705P6ACP Datasheet - Page 39

• Manufacturer Part Number: MC68HC705P6ACP
• Description: IC MCU 2.1MHZ 4.5K OTP 28-DIP
• Manufacturer: Freescale Semiconductor
• Series: HC05r

Specifications of MC68HC705P6ACP

• Core Processor: HC05
• Core Size: 8-Bit
• Speed: 2.1MHz
• Connectivity: SIO
• Peripherals: POR, WDT
• Number Of I /o: 21
• Program Memory Size: 4.5KB (4.5K x 8)
• Program Memory Type: OTP
• Ram Size: 176 x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 5.5 V
• Data Converters: A/D 4x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 28-DIP (0.600", 15.24mm)
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

6.5 Port D
Port D is a 2-bit port with one bidirectional pin (PD5) and one input-only pin (PD7). Pin PD7 is shared with
the 16-bit timer. The port D data register is located at address $0003 and its data direction register (DDR)
is located at address $0007. The contents of the port D data register are indeterminate at initial powerup
and must be initialized by user software. Reset does not affect the data registers, but clears the DDRs,
thereby setting PD5 to input mode. Writing a 1 to DDR bit 5 sets PD5 to output mode (see
Port D may be used for general I/O applications regardless of the state of the 16-bit timer. Since PD7 is
an input-only line, its state can be read from the port D data register at any time.
6.6 I/O Port Programming
Each pin on port A through port D (except pin 7 of port D) can be programmed as an input or an output
under software control as shown in
is determined by the state of its corresponding bit in the associated port data direction register (DDR). A
pin is configured as an output if its corresponding DDR bit is set to a logic 1. A pin is configured as an
input if its corresponding DDR bit is cleared to a logic 0.
Freescale Semiconductor
INTERNAL HC05
INTERNAL HC05
DATA BUS
DATA BUS
WRITE $0006
WRITE $0002
READ $0006
READ $0002
WRITE $0007
WRITE $0003
READ $0007
READ $0003
RESET
RESET
(RST)
(RST)
MC68HC705P6A Advance Information Data Sheet, Rev. 2.1
DATA DIRECTION
DATA DIRECTION
Table
Figure 6-3. Port C I/O Circuitry
Figure 6-4. Port D I/O Circuitry
REGISTER BIT
REGISTER BIT
REGISTER BIT
REGISTER BIT
DATA
DATA
6-1,
Table
6-2,
Table
6-3, and
Table
6-4. The direction of a pin
OUTPUT
OUTPUT
Figure
PIN
PIN
I/O
I/O
6-4).
Port D
39