Z8F3201VN020EC00TR Zilog, Z8F3201VN020EC00TR Datasheet - Page 140

• Manufacturer Part Number: Z8F3201VN020EC00TR
• Description: IC ENCORE MCU FLASH 32K 44PLCC
• Manufacturer: Zilog
• Series: Encore!®r

Specifications of Z8F3201VN020EC00TR

• Core Processor: Z8
• Core Size: 8-Bit
• Speed: 20MHz
• Connectivity: I²C, IrDA, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, DMA, POR, PWM, WDT
• Number Of I /o: 31
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: FLASH
• Ram Size: 2K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 105°C
• Package / Case: 44-LCC (J-Lead)
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Other names: Z8F3201VN020EC00T

Direct Memory Access Controller
Overview
Operation
PS017610-0404
DMA0 and DMA1 Operation
The Z8F640x family device’s Direct Memory Access (DMA) Controller provides three
independent Direct Memory Access channels. Two of the channels (DMA0 and DMA1)
transfer data between the on-chip peripherals and the Register File. The third channel
(DMA_ADC) controls the Analog-to-Digital Converter (ADC) operation and transfers the
Single-Shot mode ADC output data to the Register File.
DMA0 and DMA1, referred to collectively as DMAx, transfer data either from the on-chip
peripheral control registers to the Register File, or from the Register File to the on-chip
peripheral control registers. The sequence of operations in a DMAx data transfer is:
1. DMAx trigger source requests a DMA data transfer.
2. DMAx requests control of the system bus (address and data) from the eZ8 CPU.
3. After the eZ8 CPU acknowledges the bus request, DMAx transfers either a single byte
4. If Current Address equals End Address:
or a two-byte word (depending upon configuration) and then returns system bus
control back to the eZ8 CPU.
–
–
–
If Current Address does not equal End Address, the Current Address increments by 1
(single-byte transfer) or 2 (two-byte word transfer).
DMAx reloads the original Start Address
If configured to generate an interrupt, DMAx sends an interrupt request to the
Interrupt Controller
If configured for single-pass operation, DMAx resets the DEN bit in the DMAx
Control register to 0 and the DMA is disabled.
Z8F640x/Z8F480x/Z8F320x/Z8F240x/Z8F160x
Direct Memory Access Controller
Z8 Encore!
®
122