AT89C51RC2-RLTIM Atmel, AT89C51RC2-RLTIM Datasheet - Page 85
![IC 8051 MCU FLASH 32K 44VQFP](/photos/6/92/69202/313-44-vqfp_sml.jpg)
AT89C51RC2-RLTIM
Manufacturer Part Number
AT89C51RC2-RLTIM
Description
IC 8051 MCU FLASH 32K 44VQFP
Manufacturer
Atmel
Series
89Cr
Datasheet
1.AT89C51RB2-RLTIL.pdf
(127 pages)
Specifications of AT89C51RC2-RLTIM
Core Processor
8051
Core Size
8-Bit
Speed
60MHz
Connectivity
SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
32
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
1.25K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
44-TQFP, 44-VQFP
For Use With
AT89STK-11 - KIT STARTER FOR AT89C51RX2
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Data Converters
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Reduced EMI Mode
4180E–8051–10/06
The ALE signal is used to demultiplex address and data buses on port 0 when used with
external program or data memory. Nevertheless, during internal code execution, ALE
signal is still generated. In order to reduce EMI, ALE signal can be disabled by setting
AO bit.
The AO bit is located in AUXR register at bit location 0.As soon as AO is set, ALE is no
longer output but remains active during MOVX and MOVC instructions and external
fetches. During ALE disabling, ALE pin is weakly pulled high.
Table 64. AUXR Register
AUXR - Auxiliary Register (8Eh)
Number
DPU
Bit
7
7
6
5
4
3
2
1
0
Mnemonic Description
EXTRAM
XRS1
XRS0
DPU
Bit
M0
AO
6
-
-
-
Disable Weak Pull-up
Cleared to activate the permanent weak pull up when latch data is logic 1
Set to disactive the weak pull-up.
Reserved
The value read from this bit is indeterminate. Do not set this bit.
Pulse Length
Cleared to stretch MOVX control: the RD and the WR pulse length is 6 clock
periods (default).
Set to stretch MOVX control: the RD and the WR pulse length is 30 clock
periods.
Reserved
The value read from this bit is indeterminate. Do not set this bit.
XRAM Size
XRS1 XRS0
0
0
1
1
EXTRAM Bit
Cleared to access internal XRAM using movx @ Ri @ DPTR.
Set to access external memory.
Programmed by hardware after Power-up regarding Hardware Security Byte
(HSB), default setting, XRAM selected.
ALE Output Bit
Cleared, ALE is emitted at a constant rate of 1/6 the oscillator frequency (or 1/3 if
X2 mode is used). (default) Set, ALE is active only during a MOVX or MOVC
instruction is used.
M0
5
0
1
0
1
XRAM size
256 Bytes (default)
512 Bytes
768 Bytes
1024 Bytes
4
-
XRS1
3
AT89C51RB2/RC2
XRS0
2
EXTRAM
1
AO
0
85