AT90S4433-8AI Atmel, AT90S4433-8AI Datasheet - Page 56
![IC MCU 4K 8MHZ A/D IT 32TQFP](/photos/6/91/69154/313-32-tqfp_sml.jpg)
AT90S4433-8AI
Manufacturer Part Number
AT90S4433-8AI
Description
IC MCU 4K 8MHZ A/D IT 32TQFP
Manufacturer
Atmel
Series
AVR® 90Sr
Datasheet
1.AT90S4433-8AC.pdf
(126 pages)
Specifications of AT90S4433-8AI
Core Processor
AVR
Core Size
8-Bit
Speed
8MHz
Connectivity
SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
20
Program Memory Size
4KB (2K x 16)
Program Memory Type
FLASH
Eeprom Size
256 x 8
Ram Size
128 x 8
Voltage - Supply (vcc/vdd)
4 V ~ 6 V
Data Converters
A/D 6x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
32-TQFP, 32-VQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AT90S4433-8AI
Manufacturer:
ATMEL
Quantity:
24
Company:
Part Number:
AT90S4433-8AI
Manufacturer:
ATMEL
Quantity:
30
Part Number:
AT90S4433-8AI
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Multi-processor
Communication Mode
56
AT90S/LS4433
The Multi-processor Communication mode enables several slave MCUs to receive data
from a Master MCU. This is done by first decoding an address byte to find out which
MCU has been addressed. If a particular slave MCU has been addressed, it will receive
the following data bytes as normal, while the other slave MCUs will ignore the data bytes
until another address byte is received.
For an MCU to act as a Master MCU, it should enter 9-bit Transmission mode (CHR9 in
UCSRB set). The ninth bit must be one to indicate that an address byte is being trans-
mitted, and zero to indicate that a data byte is being transmitted.
For the Slave MCUs, the mechanism appears slightly differently for 8-bit and 9-bit
Reception mode. In 8-bit Reception mode (CHR9 in UCSRB cleared), the stop bit is one
for an address byte and zero for a data byte. In 9-bit Reception mode (CHR9 in UCSRB
set), the ninth bit is one for an address byte and zero for a data byte, whereas the stop
bit is always high.
The following procedure should be used to exchange data in Multi-processor Communi-
cation mode:
1. All slave MCUs are in Multi-processor Communication mode (MPCM in UCSRA
2. The Master MCU sends an address byte, and all Slaves receive and read this
3. Each Slave MCU reads the UDR Register and determines if it has been
4. For each received data byte, the receiving MCU will set the Receive Complete
5. After the last byte has been transferred, the process repeats from step 2.
is set).
byte. In the slave MCUs, the RXC Flag in UCSRA will be set as normal.
selected. If so, it clears the MPCM bit in UCSRA, otherwise it waits for the next
address byte.
Flag (RXC in UCSRA). In 8-bit mode, the receiving MCU will also generate a
Framing Error (FE in UCSRA set), since the stop bit is zero. The other Slave
MCUs, which still have the MPCM bit set, will ignore the data byte. In this case,
the UDR Register and the RXC or FE Flags will not be affected.
1042H–AVR–04/03