AT90S1200-4PC Atmel, AT90S1200-4PC Datasheet - Page 27

• Manufacturer Part Number: AT90S1200-4PC
• Description: IC MCU 1K FLSH 4MHZ LV 20DIP
• Manufacturer: Atmel
• Series: AVR® 90Sr

Specifications of AT90S1200-4PC

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 4MHz
• Connectivity: SPI
• Peripherals: POR, WDT
• Number Of I /o: 15
• Program Memory Size: 1KB (512 x 16)
• Program Memory Type: FLASH
• Eeprom Size: 64 x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 6 V
• Oscillator Type: Internal
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 20-DIP (0.300", 7.62mm)
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Ram Size: -
• Data Converters: -

Analog Comparator
Analog Comparator Control
and Status Register – ACSR
0838H–AVR–03/02
The Analog Comparator compares the input values on the positive input PB0 (AIN0) and
the negative input PB1 (AIN1). When the voltage on the positive input PB0 (AIN0) is
higher than the voltage on the negative input PB1 (AIN1), the Analog Comparator Out-
put (ACO) is set (one). The comparator’s output can be set to trigger the Analog
Comparator interrupt. The user can select interrupt triggering on comparator output rise,
fall or toggle. A block diagram of the comparator and its surrounding logic is shown in
Figure 21 .
Figure 21. Analog Comparator Block Diagram
• Bit 7 – ACD: Analog Comparator Disable
When this bit is set (one), the power to the Analog Comparator is switched off. This bit
can be set at any time to turn off the analog comparator. This will reduce power con-
sumption in Active and Idle modes. When changing the ACD bit, the Analog Comparator
Interrupt must be disabled by clearing the ACIE bit in ACSR. Otherwise, an interrupt can
occur when the bit is changed.
• Bit 6 – Res: Reserved Bit
This bit is a reserved bit in the AT90S1200 and will always read as zero.
• Bit 5 – ACO: Analog Comparator Output
ACO is directly connected to the comparator output.
• Bit 4 – ACI: Analog Comparator Interrupt Flag
This bit is set (one) when a comparator output event triggers the interrupt mode defined
by ACIS1 and ACIS0. The Analog Comparator Interrupt routine is executed if the ACIE
bit is set (one) and the I-bit in SREG is set (one). ACI is cleared by hardware when exe-
cuting the corresponding interrupt handling vector. Alternatively, ACI is cleared by
writing a logic one to the flag. Observe however, that if another bit in this register is mod-
ified using the SBI or CBI instruction, ACI will be cleared if it has become set before the
operation.
Bit
$08
Read/Write
Initial Value
ACD
R/W
7
0
R
6
–
0
ACO
N/A
R
5
R/W
ACI
4
0
ACIE
R/W
3
0
R
2
–
0
ACIS1
R/W
1
0
AT90S1200
ACIS0
R/W
0
0
ACSR
27