AT90S1200-4PC Atmel, AT90S1200-4PC Datasheet - Page 18

• Manufacturer Part Number: AT90S1200-4PC
• Description: IC MCU 1K FLSH 4MHZ LV 20DIP
• Manufacturer: Atmel
• Series: AVR® 90Sr

Specifications of AT90S1200-4PC

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 4MHz
• Connectivity: SPI
• Peripherals: POR, WDT
• Number Of I /o: 15
• Program Memory Size: 1KB (512 x 16)
• Program Memory Type: FLASH
• Eeprom Size: 64 x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 6 V
• Oscillator Type: Internal
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 20-DIP (0.300", 7.62mm)
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Ram Size: -
• Data Converters: -

MCU Control Register
MCUCR
18
AT90S1200
–
The MCU Control Register contains general microcontroller control bits for general MCU
control functions.
• Bits 7, 6 – Res: Reserved Bits
These bits are reserved bits in the AT90S1200 and always read as zero.
• Bit 5 – SE: Sleep Enable
The SE bit must be set (one) to make the MCU enter the Sleep mode when the SLEEP
instruction is executed. To avoid the MCU entering the Sleep mode unless it is the pro-
grammers purpose, it is recommended to set the Sleep Enable SE bit just before the
execution of the SLEEP instruction.
• Bit 4 – SM: Sleep Mode
This bit selects between the two available sleep modes. When SM is cleared (zero), Idle
mode is selected as sleep mode. When SM is set (one), Power-down mode is selected
as sleep mode. For details, refer to the paragraph “Sleep Modes” on the following page.
• Bits 3, 2 – Res: Reserved Bits
These bits are reserved bits in the AT90S1200 and always read as zero.
• Bits 1, 0 – ISC01, ISC00: Interrupt Sense Control 0 Bit 1 and Bit 0
The External Interrupt 0 is activated by the external pin INT0 if the SREG I-flag and the
corresponding interrupt mask in the GIMSK register is set. The level and edges on the
external INT0 pin that activate the interrupt are defined in Table 4.
Table 4. Interrupt 0 Sense Control
The value on the INT0 pin is sampled before detecting edges. If edge interrupt is
selected, pulses with a duration longer than one CPU clock period will generate an inter-
rupt. Shorter pulses are not guaranteed to generate an interrupt. If low level interrupt is
selected, the low level must be held until the completion of the currently executing
instruction to generate an interrupt. If enabled, a level triggered interrupt will generate an
interrupt request as long as the pin is held low.
Bit
$35
Read/Write
Initial Value
ISC01
0
0
1
1
ISC00
0
1
0
1
R
7
–
0
Description
The low level of INT0 generates an interrupt request.
Reserved
The falling edge of INT0 generates an interrupt request.
The rising edge of INT0 generates an interrupt request.
R
6
–
0
R/W
SE
5
0
R/W
SM
4
0
R
3
–
0
R
2
–
0
ISC01
R/W
1
0
ISC00
R/W
0
0
0838H–AVR–03/02
MCUCR