SAK-XC2265N-40F80L Infineon Technologies, SAK-XC2265N-40F80L Datasheet - Page 125

no-image

SAK-XC2265N-40F80L

Manufacturer Part Number
SAK-XC2265N-40F80L
Description
IC MCU 16BIT FLASH 100-LQFP
Manufacturer
Infineon Technologies
Series
XC22xxNr

Specifications of SAK-XC2265N-40F80L

Core Processor
C166SV2
Core Size
16/32-Bit
Speed
80MHz
Connectivity
CAN, EBI/EMI, I²C, LIN, SPI, SSC, UART/USART, USI
Peripherals
I²S, POR, PWM, WDT
Number Of I /o
76
Program Memory Size
320KB (320K x 8)
Program Memory Type
FLASH
Ram Size
34K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 16x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
100-LSQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Other names
SP000527774

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SAK-XC2265N-40F80L
Manufacturer:
Infineon Technologies
Quantity:
10 000
Part Number:
SAK-XC2265N-40F80L
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
SAK-XC2265N-40F80L AA
Manufacturer:
Infineon Technologies
Quantity:
10 000
Company:
Part Number:
SAK-XC2265N-40F80L AA
Quantity:
882
Table 41
Parameter
TDI/TMS hold after TCK
rising edge
TDO valid from TCK falling
edge (propagation delay)
TDO high impedance to
valid output from TCK
falling edge
TDO valid output to high
impedance from TCK
falling edge
TDO hold after TCK falling
edge
1) The falling edge on TCK is used to generate the TDO timing.
2) The setup time for TDO is given implicitly by the TCK cycle time.
Figure 30
Data Sheet
0.5
1)
V
D D P
2)1)
1)
JTAG Interface Timing for Lower Voltage Range (cont’d)
Test Clock Timing (TCK)
t
2
1)
XC2261N, XC2263N, XC2264N, XC2265N, XC2268N
Symbol
t
t
t
t
t
t
7
8
9
10
18
1
SR
CC
CC
CC
CC
t
3
Min.
6
5
125
Values
Typ.
32
32
32
t
5
XC2000 Family / Value Line
Max.
36
36
36
Unit Note /
ns
ns
ns
ns
ns
Electrical Parameters
t
4
Test Condition
MC_ JTAG_ TCK
V1.3, 2010-04
0.9
0.1
V
V
D D P
D D P

Related parts for SAK-XC2265N-40F80L