MC9S12XEQ512CAG Freescale Semiconductor, MC9S12XEQ512CAG Datasheet - Page 1126

no-image

MC9S12XEQ512CAG

Manufacturer Part Number
MC9S12XEQ512CAG
Description
MCU 16BIT 512K FLASH 144-LQFP
Manufacturer
Freescale Semiconductor
Series
HCS12r
Datasheet

Specifications of MC9S12XEQ512CAG

Core Processor
HCS12X
Core Size
16-Bit
Speed
50MHz
Connectivity
CAN, EBI/EMI, I²C, IrDA, SCI, SPI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
119
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Eeprom Size
4K x 8
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
1.72 V ~ 5.5 V
Data Converters
A/D 24x12b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
144-LQFP
Processor Series
S12XE
Core
HCS12
Data Bus Width
16 bit
Data Ram Size
32 KB
Interface Type
CAN, SCI, SPI
Maximum Clock Frequency
50 MHz
Number Of Programmable I/os
119
Number Of Timers
25
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
EWHCS12
Development Tools By Supplier
KIT33812ECUEVME, EVB9S12XEP100, DEMO9S12XEP100
Minimum Operating Temperature
- 40 C
On-chip Adc
12 bit, 24 Channel
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12XEQ512CAG
Manufacturer:
FREESCALE
Quantity:
2 700
Part Number:
MC9S12XEQ512CAG
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12XEQ512CAG
Manufacturer:
FREESCALE
Quantity:
2 700
Part Number:
MC9S12XEQ512CAGR
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Chapter 28 768 KByte Flash Module (S12XFTM768K4V2)
28.4.2.13 Set User Margin Level Command
The Set User Margin Level command causes the Memory Controller to set the margin level for future read
operations of a specific P-Flash or D-Flash block.
Upon clearing CCIF to launch the Set User Margin Level command, the Memory Controller will set the
user margin level for the targeted block and then set the CCIF flag.
Valid margin level settings for the Set User Margin Level command are defined in
1126
FERSTAT
Register
FSTAT
CCOBIX[2:0]
Table 28-57. Set User Margin Level Command FCCOB Requirements
Table 28-56. Verify Backdoor Access Key Command Error Handling
000
001
MGSTAT1
MGSTAT0
EPVIOLIF
ACCERR
Error Bit
FPVIOL
1. Read margin to the erased state
2. Read margin to the programmed state
(CCOBIX=001)
Table 28-58. Valid Set User Margin Level Settings
0x0000
0x0001
0x0002
CCOB
MC9S12XE-Family Reference Manual , Rev. 1.23
Set if CCOBIX[2:0] != 100 at command launch
Set if a Load Data Field command sequence is currently active
Set if an incorrect backdoor key is supplied
Set if backdoor key access has not been enabled (KEYEN[1:0] != 10, see
Section
Set if the backdoor key has mismatched since the last reset
None
None
None
None
0x0D
28.3.2.2)
Return to Normal Level
User Margin-1 Level
User Margin-0 Level
FCCOB Parameters
Margin level setting
Level Description
Global address [22:16] to identify the
Error Condition
(1)
(2)
Flash block
Table
Freescale Semiconductor
28-58.

Related parts for MC9S12XEQ512CAG