ST10R272LT6 STMicroelectronics, ST10R272LT6 Datasheet - Page 14

IC MCU 16BIT LV ROMLESS 100-TQFP

ST10R272LT6

Manufacturer Part Number
ST10R272LT6
Description
IC MCU 16BIT LV ROMLESS 100-TQFP
Manufacturer
STMicroelectronics
Series
ST10r
Datasheet

Specifications of ST10R272LT6

Core Processor
ST10
Core Size
16-Bit
Speed
50MHz
Connectivity
EBI/EMI, SSP, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
77
Program Memory Type
ROMless
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
144-TQFP, 144-VQFP
Processor Series
ST10R2x
Core
ST10
Data Bus Width
16 bit
Data Ram Size
1 KB
Interface Type
SSP, USART
Maximum Clock Frequency
50 MHz
Number Of Programmable I/os
77
Number Of Timers
5
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
16 bit
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-
Lead Free Status / Rohs Status
In Transition
Other names
497-2045

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST10R272LT6
Manufacturer:
CYPRESS
Quantity:
1 400
Part Number:
ST10R272LT6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST10R272LT6
Manufacturer:
ST
0
Part Number:
ST10R272LT6
Manufacturer:
ST
Quantity:
20 000
Part Number:
ST10R272LT6VJ022IWC
Manufacturer:
ST
0
Part Number:
ST10R272LT6VJ950YVK
Manufacturer:
ST
0
ST10R272L - MULTIPLY-ACCUMULATE UNIT (MAC)
5
The MAC is a specialized co-processor added to the ST10R272L CPU core to improve the
performance of signal processing algorithms. It includes:
New addressing capabilities enable the CPU to supply the MAC with up to 2 operands per
instruction cycle. MAC instructions: multiply, multiply-accumulate, 32-bit signed arithmetic
operations and the CoMOV transfer instruction have been added to the standard instruction
set. Full details are provided in the ‘ST10 Family Programming Manual’.
14/77
1
a multiply-accumulate unit
an address generation unit, able to feed the mac unit with 2 operands per cycle
a repeat unit, to execute a series of multiply-accumulate instructions
MULTIPLY-ACCUMULATE UNIT (MAC)
internal RAM
dual-port
Peripheral
interface
data buses
40-bit ALU
multiplier
16 x16
shifter
operands
Figure 5 MAC architecture
new addressing features
ST10R272L CPU
IDX0
IDX1
MAC CoProcessor
MCW MAL
MRW MAH
QX0
QX1
MSW
control
QR0
QR1
40-bit accumulator
repeat unit
program code
external
memory
program
memory

Related parts for ST10R272LT6