PIC16LF877-04I/P Microchip Technology, PIC16LF877-04I/P Datasheet - Page 95
![IC MCU FLASH 8KX14 EE A/D 40DIP](/photos/6/61/66192/150-40-dip_sml.jpg)
PIC16LF877-04I/P
Manufacturer Part Number
PIC16LF877-04I/P
Description
IC MCU FLASH 8KX14 EE A/D 40DIP
Manufacturer
Microchip Technology
Series
PIC® 16Fr
Datasheet
1.PIC16F873-04SO.pdf
(218 pages)
Specifications of PIC16LF877-04I/P
Core Processor
PIC
Core Size
8-Bit
Speed
4MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
33
Program Memory Size
14KB (8K x 14)
Program Memory Type
FLASH
Eeprom Size
256 x 8
Ram Size
368 x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
40-DIP (0.600", 15.24mm)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC16LF877-04I/P
Manufacturer:
MICROCHIP
Quantity:
2 000
Company:
Part Number:
PIC16LF877-04I/PQ
Manufacturer:
MICROCHIP
Quantity:
2 000
Company:
Part Number:
PIC16LF877-04I/PQ
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC16LF877-04I/PQ
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Company:
Part Number:
PIC16LF877-04I/PT
Manufacturer:
MICROCHIP
Quantity:
1 140
Company:
Part Number:
PIC16LF877-04I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
9.2.18.3
Bus collision occurs during a STOP condition if:
a)
b)
FIGURE 9-25:
FIGURE 9-26:
2001 Microchip Technology Inc.
After the SDA pin has been de-asserted and
allowed to float high, SDA is sampled low after
the BRG has timed out.
After the SCL pin is de-asserted, SCL is sam-
pled low before SDA goes high.
SDA
SCL
PEN
BCLIF
P
SSPIF
SSPIF
BCLIF
SDA
PEN
SCL
Bus Collision During a STOP
Condition
P
’0’
’0’
’0’
’0’
BUS COLLISION DURING A STOP CONDITION (CASE 1)
BUS COLLISION DURING A STOP CONDITION (CASE 2)
Assert SDA
T
SDA asserted low
BRG
T
BRG
T
BRG
T
BRG
The STOP condition begins with SDA asserted low.
When SDA is sampled low, the SCL pin is allowed to
float. When the pin is sampled high (clock arbitration),
the baud rate generator is loaded with SSPADD<6:0>
and counts down to 0. After the BRG times out, SDA is
sampled. If SDA is sampled low, a bus collision has
occurred. This is due to another master attempting to
drive a data ’0’. If the SCL pin is sampled low before
SDA is allowed to float high, a bus collision occurs. This
is a case of another master attempting to drive a data
’0’ (Figure 9-25).
SCL goes low before SDA goes high,
Set BCLIF
T
BRG
T
BRG
PIC16F87X
DS30292C-page 93
’0’
’0’
SDA sampled
low after T
Set BCLIF
BRG
,