PIC16LF877-04I/P Microchip Technology, PIC16LF877-04I/P Datasheet - Page 118
![IC MCU FLASH 8KX14 EE A/D 40DIP](/photos/6/61/66192/150-40-dip_sml.jpg)
PIC16LF877-04I/P
Manufacturer Part Number
PIC16LF877-04I/P
Description
IC MCU FLASH 8KX14 EE A/D 40DIP
Manufacturer
Microchip Technology
Series
PIC® 16Fr
Datasheet
1.PIC16F873-04SO.pdf
(218 pages)
Specifications of PIC16LF877-04I/P
Core Processor
PIC
Core Size
8-Bit
Speed
4MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
33
Program Memory Size
14KB (8K x 14)
Program Memory Type
FLASH
Eeprom Size
256 x 8
Ram Size
368 x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
40-DIP (0.600", 15.24mm)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC16LF877-04I/P
Manufacturer:
MICROCHIP
Quantity:
2 000
Company:
Part Number:
PIC16LF877-04I/PQ
Manufacturer:
MICROCHIP
Quantity:
2 000
Company:
Part Number:
PIC16LF877-04I/PQ
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC16LF877-04I/PQ
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Company:
Part Number:
PIC16LF877-04I/PT
Manufacturer:
MICROCHIP
Quantity:
1 140
Company:
Part Number:
PIC16LF877-04I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
PIC16F87X
11.4
Clearing the GO/DONE bit during a conversion will
abort the current conversion. The A/D result register
pair will NOT be updated with the partially completed
A/D conversion sample. That is, the ADRESH:ADRESL
registers will continue to contain the value of the last
completed conversion (or the last value written to the
ADRESH:ADRESL registers). After the A/D conversion
is aborted, a 2T
FIGURE 11-3:
11.4.1
The ADRESH:ADRESL register pair is the location
where the 10-bit A/D result is loaded at the completion
of the A/D conversion. This register pair is 16-bits wide.
The A/D module gives the flexibility to left or right justify
the 10-bit result in the 16-bit result register. The A/D
FIGURE 11-4:
DS30292C-page 116
A/D Conversions
A/D RESULT REGISTERS
T
CY
Set GO bit
Holding capacitor is disconnected from analog input (typically 100 ns)
7
to T
AD
0000 00
ADRESH
AD
wait is required before the next
Conversion starts
A/D CONVERSION T
A/D RESULT JUSTIFICATION
T
AD
Right Justified
1
2 1 0 7
ADFM = 1
T
AD
b9
2
10-bit Result
T
ADRESL
AD
b8
3
T
AD
b7
AD
4
0
CYCLES
T
AD
b6
10-bit Result
5
T
AD
b5
6
acquisition is started. After this 2T
on the selected channel is automatically started. The
GO/DONE bit can then be set to start the conversion.
In Figure 11-3, after the GO bit is set, the first time seg-
ment has a minimum of T
Format Select bit (ADFM) controls this justification.
Figure 11-4 shows the operation of the A/D result justi-
fication. The extra bits are loaded with ’0’s’. When an
A/D result will not overwrite these locations (A/D dis-
able), these registers may be used as two general
purpose 8-bit registers.
ADRES is loaded
GO bit is cleared
ADIF bit is set
Holding capacitor is connected to analog input
T
AD
b4
Note:
7
7
T
AD
b3
ADRESH
8
The GO/DONE bit should NOT be set in
the same instruction that turns on the A/D.
10-bit Result
T
AD
b2
ADFM = 0
9
Left Justified
T
0 7 6 5
AD
b1
10 T
CY
ADRESL
2001 Microchip Technology Inc.
and a maximum of T
AD
b0
0000 00
11
AD
0
wait, acquisition
AD
.