DSPIC33FJ256GP710A-E/PF Microchip Technology, DSPIC33FJ256GP710A-E/PF Datasheet - Page 346
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
DSPIC33FJ256GP710A-E/PF
Manufacturer Part Number
DSPIC33FJ256GP710A-E/PF
Description
IC DSPIC DSC 256K FLASH 100TQFP
Manufacturer
Microchip Technology
Series
dsPIC™ 33Fr
Datasheets
1.DSPIC33FJ64GP206-IPT.pdf
(322 pages)
2.DSPIC33FJ64GP206A-IMR.pdf
(338 pages)
3.DSPIC33FJ128GP306A-IPT.pdf
(350 pages)
Specifications of DSPIC33FJ256GP710A-E/PF
Program Memory Type
FLASH
Program Memory Size
256KB (256K x 8)
Package / Case
100-TQFP
Core Processor
dsPIC
Core Size
16-Bit
Speed
40 MIPs
Connectivity
CAN, I²C, IrDA, LIN, SPI, UART/USART
Peripherals
AC'97, Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
Number Of I /o
85
Ram Size
30K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 32x10b/12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Product
DSCs
Data Bus Width
16 bit
Processor Series
DSPIC33F
Core
dsPIC
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
85
Data Ram Size
30 KB
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52713-733, 52714-737, 53276-922, EWDSPIC
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120, DM240001, DM240002, DM330011, DM300019, DV164033, MA330011, MA330012, DM300024
Minimum Operating Temperature
- 40 C
Package
100TQFP
Device Core
dsPIC
Family Name
dSPIC33
Maximum Speed
40 MHz
Operating Supply Voltage
3.3 V
Interface Type
CAN/I2C/SPI/UART
On-chip Adc
64-chx10-bit|64-chx12-bit
Number Of Timers
9
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DSPIC33FJ256GP710A-E/PF
Manufacturer:
Microchip Technology
Quantity:
135
Company:
Part Number:
DSPIC33FJ256GP710A-E/PF
Manufacturer:
Microchip Technology
Quantity:
10 000
dsPIC33FJXXXGPX06A/X08A/X10A
Reset
Reset Sequence.................................................................. 91
Resets ................................................................................. 85
S
Serial Peripheral Interface (SPI) ....................................... 181
Software Simulator (MPLAB SIM)..................................... 265
Software Stack Pointer, Frame Pointer
Special Features of the CPU............................................. 247
SPI Module
Symbols Used in Opcode Descriptions............................. 256
System Control
T
Temperature and Voltage Specifications
Timer1 ............................................................................... 167
Timer2/3, Timer4/5, Timer6/7 and Timer8/9 ..................... 169
Timing Characteristics
Timing Diagrams
DS70593C-page 346
PLLFBD (PLL Feedback Divisor) .............................. 153
PMD1 (Peripheral Module Disable Control
PMD1 (Peripheral Module Disable Control Register 1)...
PMD2 (Peripheral Module Disable Control
PMD3 (Peripheral Module Disable Control
PMD3 (Peripheral Module Disable Control Register 3)...
RCON (Reset Control) ................................................ 86
RSCON (DCI Receive Slot Control).......................... 233
SPIxCON1 (SPIx Control 1) ...................................... 183
SPIxCON2 (SPIx Control 2) ...................................... 185
SPIxSTAT (SPIx Status and Control) ....................... 182
SR (CPU Status) ......................................................... 96
T1CON (Timer1 Control)........................................... 168
TSCON (DCI Transmit Slot Control) ......................... 233
TxCON (T2CON, T4CON, T6CON or
TyCON (T3CON, T5CON, T7CON or
UxMODE (UARTx Mode) .......................................... 196
UxSTA (UARTx Status and Control) ......................... 198
Clock Source Selection ............................................... 88
Special Function Register Reset States ..................... 89
Times .......................................................................... 88
CALLL Stack Frame.................................................... 69
SPI1 Register Map ...................................................... 56
SPI2 Register Map ...................................................... 56
Register Map............................................................... 68
AC ..................................................................... 278, 312
CLKO and I/O ........................................................... 281
10-bit A/D Conversion (CHPS<1:0> = 01, SIMSAM = 0,
10-bit A/D Conversion (CHPS<1:0> = 01, SIMSAM = 0,
12-bit A/D Conversion (ASAM = 0, SSRC = 000) ..... 304
CAN I/O..................................................................... 300
DCI AC-Link Mode .................................................... 299
DCI Multi -Channel, I
External Clock ........................................................... 279
I2Cx Bus Data (Master Mode) .................................. 293
I2Cx Bus Data (Slave Mode) .................................... 295
Register 1) ........................................................ 159
159
Register 2) ........................................................ 161
Register 3) ........................................................ 163
163
T8CON Control) ................................................ 172
T9CON Control) ................................................ 173
ASAM = 0,
SSRC<2:0> = 000) ........................................... 306
ASAM = 1, SSRC<2:0> = 111,
SAMC<4:0> = 00001) ....................................... 308
2
S Modes ................................. 297
Timing Requirements
Timing Specifications
U
UART Module
V
Voltage Regulator (On-Chip) ............................................ 252
W
Watchdog Timer (WDT)............................................ 247, 253
WWW Address ................................................................. 339
WWW, On-Line Support ..................................................... 19
I2Cx Bus Start/Stop Bits (Master Mode)................... 293
I2Cx Bus Start/Stop Bits (Slave Mode)..................... 295
Input Capture (CAPx) ............................................... 286
OC/PWM................................................................... 287
Output Compare (OCx)............................................. 286
Reset, Watchdog Timer, Oscillator Start-up Timer
SPIx Master Mode (CKE = 0) ................................... 288
SPIx Master Mode (CKE = 1) ................................... 289
SPIx Slave Mode (CKE = 0) ..................................... 290
SPIx Slave Mode (CKE = 1) ..................................... 291
Timer1, 2, 3, 4, 5, 6, 7, 8, 9 External Clock .............. 284
ADC Conversion (10-bit mode)................................. 317
ADC Conversion (12-bit Mode)................................. 317
CLKO and I/O ........................................................... 281
DCI AC-Link Mode............................................ 299, 301
DCI Multi-Channel, I
External Clock........................................................... 279
Input Capture ............................................................ 286
SPIx Master Mode (CKE = 0) ................................... 313
SPIx Module Master Mode (CKE = 1) ...................... 313
SPIx Module Slave Mode (CKE = 0) ........................ 314
SPIx Module Slave Mode (CKE = 1) ........................ 314
10-bit A/D Conversion Requirements ....................... 308
12-bit A/D Conversion Requirements ....................... 305
CAN I/O Requirements ............................................. 300
I2Cx Bus Data Requirements (Master Mode)........... 294
I2Cx Bus Data Requirements (Slave Mode)............. 296
Output Compare Requirements................................ 286
PLL Clock ......................................................... 280, 312
Reset, Watchdog Timer, Oscillator Start-up Timer,
Simple OC/PWM Mode Requirements ..................... 287
SPIx Master Mode (CKE = 0) Requirements............ 288
SPIx Master Mode (CKE = 1) Requirements............ 289
SPIx Slave Mode (CKE = 0) Requirements.............. 290
SPIx Slave Mode (CKE = 1) Requirements.............. 292
Timer1 External Clock Requirements ....................... 284
Timer2, Timer4, Timer6 and Timer8 External
Timer3, Timer5, Timer7 and Timer9 External Clock
UART1 Register Map.................................................. 56
UART2 Register Map.................................................. 56
Programming Considerations ................................... 253
and Power-up Timer ......................................... 282
Power-up Timer and Brown-out
Reset Requirements......................................... 283
Clock Requirements ......................................... 285
Requirements ................................................... 285
2
S Modes.......................... 298, 301
© 2011 Microchip Technology Inc.