ATTINY13A-SU Atmel, ATTINY13A-SU Datasheet
ATTINY13A-SU
Specifications of ATTINY13A-SU
Available stocks
Related parts for ATTINY13A-SU
ATTINY13A-SU Summary of contents
Page 1
... Industrial Temperature Range • Low Power Consumption – Active Mode: • 190 µA at 1.8 V and 1 MHz – Idle Mode: • 24 µA at 1.8 V and 1 MHz ® 8-Bit Microcontroller page 6) 8-bit Microcontroller with 1K Bytes In-System Programmable Flash ATtiny13A Summary Rev. 8126ES–AVR–07/10 ...
Page 2
... Pin Configurations Figure 1-1. Pinout of ATtiny13A (PCINT5/RESET/ADC0/dW) PB5 (PCINT3/CLKI/ADC3) PB3 (PCINT4/ADC2) PB4 (PCINT5/RESET/ADC0/dW) PB5 (PCINT3/CLKI/ADC3) PB3 (PCINT4/ADC2) PB4 NOTE: Bottom pad should be soldered to ground. DNC: Do Not Connect (PCINT5/RESET/ADC0/dW) PB5 (PCINT3/CLKI/ADC3) PB3 (PCINT4/ADC2) PB4 NOTE: Bottom pad should be soldered to ground. DNC: Do Not Connect ...
Page 3
... As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running. Port B also serves the functions of various special features of the ATtiny13A as listed on 55. 1.1.4 RESET Reset input ...
Page 4
... Overview The ATtiny13A is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATtiny13A achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power con- sumption versus processing speed. 2.1 Block Diagram Figure 2-1 ...
Page 5
... On-chip ISP Flash allows the Program memory to be re-programmed In-System through an SPI serial interface conventional non-volatile memory programmer On-chip boot code running on the AVR core. The ATtiny13A AVR is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, and Evaluation kits. 8126ES–AVR–07/10 ...
Page 6
... C is compiler dependent. Please confirm with the C compiler documen- tation for more details. 3.3 Data Retention Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C. ATtiny13A 6 8126ES–AVR–07/10 ...
Page 7
Register Summary Address Name Bit 7 0x3F SREG I 0x3E Reserved – 0x3D SPL 0x3C Reserved – 0x3B GIMSK – 0x3A GIFR – 0x39 TIMSK0 – 0x38 TIFR0 – 0x37 SPMCSR – 0x36 OCR0A 0x35 MCUCR – 0x34 MCUSR ...
Page 8
... Note that, unlike most other AVRs, the CBI and SBI instructions will only operation the specified bit, and can therefore be used on registers containing such Status Flags. The CBI and SBI instructions work with registers 0x00 to 0x1F only. ATtiny13A 8 8126ES–AVR–07/10 ...
Page 9
Instruction Set Summary Mnemonics Operands ARITHMETIC AND LOGIC INSTRUCTIONS ADD Rd, Rr ADC Rd, Rr ADIW Rdl,K SUB Rd, Rr SUBI Rd, K SBC Rd, Rr SBCI Rd, K SBIW Rdl,K AND Rd, Rr ANDI Rd Rd, ...
Page 10
... Rd, P OUT P, Rr PUSH Rr POP Rd MCU CONTROL INSTRUCTIONS NOP SLEEP WDR BREAK ATtiny13A 10 Description Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry ...
Page 11
... Wide, Plastic Gull-Wing Small Outline (JEDEC SOIC) 20M1 20-pad 0.8 mm Body, Lead Pitch 0.50 mm, Micro Lead Frame Package (MLF) 10M1 10-pad Body, Lead Pitch 0.50 mm, Micro Lead Frame Package (MLF) 8126ES–AVR–07/10 (1) Ordering Code Package ATtiny13A-PU ATtiny13A-SU ATtiny13A-SH ATtiny13A-SHR ATtiny13A-SSU ATtiny13A-SSH ATtiny13A-SSHR ATtiny13A-MU 20M1 ATtiny13A-MUR 20M1 ...
Page 12
... D, D1 and E1 dimensions do not include mold Flash or protrusions. Mold Flash or protrusions shall not exceed 0.010 inch and eA measured with the leads constrained to be perpendicular to datum. 5. Pointed or rounded lead tips are preferred to ease insertion and b3 maximum dimensions do not include Dambar protrusions. Dambar protrusions shall not exceed 0.010 (0.25 mm). 2325 Orchard Parkway San Jose, CA 95131 R ATtiny13A ...
Page 13
... Notes: 1. This drawing is for general information only; refer to EIAJ Drawing EDR-7320 for additional information. 2. Mismatch of the upper and lower dies and resin burrs aren't included. 3. Determines the true geometric position. 4. Values b,C apply to plated terminal. The standard thickness of the plating layer shall measure between 0.007 to .021 mm. Package Drawing Contact: packagedrawings@atmel.com 8126ES–AVR–07/ ...
Page 14
... Side View End View Note: This drawing is for general information only. Refer to JEDEC Drawing MS-012 for proper dimensions, tolerances, datums, etc. 2325 Orchard Parkway San Jose, CA 95131 R ATtiny13A TITLE 8S1, 8-lead (0.150" Wide Body), Plastic Gull Wing Small Outline (JEDEC SOIC) ...
Page 15
D 1 Pin TOP VIEW D2 Pin #1 Notch (0. BOTTOM VIEW Reference JEDEC Standard MO-220, Fig. 1 (SAW Singulation) WGGD-5. Note: 2325 Orchard Parkway San Jose, CA 95131 R 8126ES–AVR–07/10 E ...
Page 16
... Pin TOP VIEW E1 L BOTTOM VIEW Notes: 1. This package conforms to JEDEC reference MO-229C, Variation VEED-5. 2. The terminal # Lasser-marked Feature. 2325 Orchard Parkway San Jose, CA 95131 R ATtiny13A TITLE 10M1, 10-pad 1.0 mm Body, Lead Pitch 0.50 mm, 1.64 x 2.60 mm Exposed Pad, Micro Lead Frame Package ...
Page 17
... Errata The revision letters in this section refer to the revision of the ATtiny13A device. 8.1 ATtiny13A Rev. G – H • EEPROM can not be written below 1.9 Volt 1. EEPROM can not be written below 1.9 Volt Writing the EEPROM at V Problem Fix/Workaround Do not write the EEPROM when V 8.2 ATtiny13A Rev. E – ...
Page 18
... Initial revision, created from document 2535I – 04/08. 2. Updated characteristic plots of section 3. Updated 4. Updated section: – 5. Update tables: – – ATtiny13A 18 Section 6.4.2 “CLKPR – Clock Prescale Register” on page Table 18-1, “DC Characteristics, T Section 19. “Typical Characteristics” on page Section 6. “Ordering Information” on page Table 6-6 on page 26. ...
Page 19
Added description of new function, “Power Reduction Register”: – Added functional description on – Added bit description on – Added section – Updated Register Summary on 7. Added description of new function, “Software BOD Disable”: – ...
Page 20
... Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDI- TIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT ...