ATMEGA48-20MMH Atmel, ATMEGA48-20MMH Datasheet - Page 231
![MCU AVR 4KB FLASH 20MHZ 28QFN](/photos/12/32/123209/28m1-vqfn_sml.jpg)
ATMEGA48-20MMH
Manufacturer Part Number
ATMEGA48-20MMH
Description
MCU AVR 4KB FLASH 20MHZ 28QFN
Manufacturer
Atmel
Series
AVR® ATmegar
Specifications of ATMEGA48-20MMH
Core Processor
AVR
Core Size
8-Bit
Speed
20MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
23
Program Memory Size
4KB (2K x 16)
Program Memory Type
FLASH
Eeprom Size
256 x 8
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
28-VQFN Exposed Pad, 28-HVQFN, 28-SQFN, 28-DHVQFN
Processor Series
ATMEGA48x
Core
AVR8
3rd Party Development Tools
EWAVR, EWAVR-BL
Development Tools By Supplier
ATAVRDRAGON, ATSTK500, ATSTK600, ATAVRISP2, ATAVRONEKIT
Data Bus Width
8 bit
Maximum Clock Frequency
16 MHz
Operating Supply Voltage
2.7 V to 5.5 V
Supply Voltage (max)
5.5 V
Supply Voltage (min)
2.7 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
- Current page: 231 of 378
- Download datasheet (8Mb)
2545S–AVR–07/10
To initiate the Slave Transmitter mode, TWAR and TWCR must be initialized as follows:
The upper seven bits are the address to which the 2-wire Serial Interface will respond when
addressed by a Master. If the LSB is set, the TWI will respond to the general call address (0x00),
otherwise it will ignore the general call address.
TWEN must be written to one to enable the TWI. The TWEA bit must be written to one to enable
the acknowledgement of the device’s own slave address or the general call address. TWSTA
and TWSTO must be written to zero.
When TWAR and TWCR have been initialized, the TWI waits until it is addressed by its own
slave address (or the general call address if enabled) followed by the data direction bit. If the
direction bit is “1” (read), the TWI will operate in ST mode, otherwise SR mode is entered. After
its own slave address and the write bit have been received, the TWINT Flag is set and a valid
status code can be read from TWSR. The status code is used to determine the appropriate soft-
ware action. The appropriate action to be taken for each status code is detailed in
The Slave Transmitter mode may also be entered if arbitration is lost while the TWI is in the
Master mode (see state 0xB0).
If the TWEA bit is written to zero during a transfer, the TWI will transmit the last byte of the trans-
fer. State 0xC0 or state 0xC8 will be entered, depending on whether the Master Receiver
transmits a NACK or ACK after the final byte. The TWI is switched to the not addressed Slave
mode, and will ignore the Master if it continues the transfer. Thus the Master Receiver receives
all “1” as serial data. State 0xC8 is entered if the Master demands additional data bytes (by
transmitting ACK), even though the Slave has transmitted the last byte (TWEA zero and expect-
ing NACK from the Master).
While TWEA is zero, the TWI does not respond to its own slave address. However, the 2-wire
Serial Bus is still monitored and address recognition may resume at any time by setting TWEA.
This implies that the TWEA bit may be used to temporarily isolate the TWI from the 2-wire Serial
Bus.
In all sleep modes other than Idle mode, the clock system to the TWI is turned off. If the TWEA
bit is set, the interface can still acknowledge its own slave address or the general call address by
using the 2-wire Serial Bus clock as a clock source. The part will then wake up from sleep and
the TWI will hold the SCL clock will low during the wake up and until the TWINT Flag is cleared
(by writing it to one). Further data transmission will be carried out as normal, with the AVR clocks
running as normal. Observe that if the AVR is set up with a long start-up time, the SCL line may
be held low for a long time, blocking other data transmissions.
Note that the 2-wire Serial Interface Data Register – TWDR does not reflect the last byte present
on the bus when waking up from these sleep modes.
TWAR
value
TWCR
value
TWINT
TWA6
0
TWEA
TWA5
1
TWSTA
TWA4
0
Device’s Own Slave Address
TWSTO
TWA3
0
TWWC
TWA2
0
ATmega48/88/168
TWEN
TWA1
1
TWA0
–
0
Table
TWGCE
TWIE
X
21-5.
231
Related parts for ATMEGA48-20MMH
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![ATMEGA48-20AI](/photos/6/91/69154/313-32-tqfp_tmb.jpg)
Part Number:
Description:
IC AVR MCU 4K 5V 20MHZ 32-TQFP
Manufacturer:
Atmel
Datasheet:
![ATmega48](/images/manufacturer_photos/0/0/79/atmel_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Atmel Corporation
Datasheet:
![ATmega48 Automotive](/images/manufacturer_photos/0/0/79/atmel_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Atmel Corporation
Datasheet:
![ATMEGA48-20AU](/photos/6/91/69154/313-32-tqfp_tmb.jpg)
Part Number:
Description:
IC AVR MCU 4K 20MHZ 5V 32TQFP
Manufacturer:
Atmel
Datasheet:
![ATMEGA48-20PU](/photos/7/21/72189/453-28-dip_tmb.jpg)
Part Number:
Description:
IC AVR MCU 4K 20MHZ 5V 28DIP
Manufacturer:
Atmel
Datasheet:
![ATMEGA48-20MU](/photos/12/32/123213/atmega48-20mu_tmb.jpg)
Part Number:
Description:
IC AVR MCU 4K 20MHZ 5V 32-QFN
Manufacturer:
Atmel
Datasheet:
![ATMEGA48-20AJ](/photos/6/91/69154/313-32-tqfp_tmb.jpg)
Part Number:
Description:
IC AVR MCU 4K 5V 20MHZ 32-TQFP
Manufacturer:
Atmel
Datasheet:
![ATMEGA48-20MI](/images/manufacturer_photos/0/0/78/atmel_tmb.jpg)
Part Number:
Description:
IC AVR MCU 4K 5V 20MHZ 32-QFN
Manufacturer:
Atmel
Datasheet:
![ATMEGA48-20MJ](/images/manufacturer_photos/0/0/78/atmel_tmb.jpg)
Part Number:
Description:
IC AVR MCU 4K 5V 20MHZ 32-QFN
Manufacturer:
Atmel
Datasheet:
![ATMEGA48-20PI](/photos/7/21/72189/453-28-dip_tmb.jpg)
Part Number:
Description:
IC AVR MCU 4K 5V 20MHZ 28-DIP
Manufacturer:
Atmel
Datasheet:
![ATMEGA48-20PJ](/photos/7/21/72189/453-28-dip_tmb.jpg)
Part Number:
Description:
IC AVR MCU 4K 5V 20MHZ 28-DIP
Manufacturer:
Atmel
Datasheet:
![ATMEGA48-20MMU](/photos/12/13/121311/atmega48-20mmu_tmb.jpg)
Part Number:
Description:
IC AVR MCU 4K FLASH 20MHZ 28QFN
Manufacturer:
Atmel
Datasheet: