PIC16F1827-E/P Microchip Technology, PIC16F1827-E/P Datasheet - Page 313

• Manufacturer Part Number: PIC16F1827-E/P
• Description: MCU PIC 8BIT 4K FLASH 18-DIP
• Manufacturer: Microchip Technology
• Series: PIC® XLP™ 16Fr

Specifications of PIC16F1827-E/P

• Core Size: 8-Bit
• Program Memory Size: 7KB (4K x 14)
• Core Processor: PIC
• Speed: 32MHz
• Connectivity: I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 16
• Program Memory Type: FLASH
• Eeprom Size: 256 x 8
• Ram Size: 384 x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Data Converters: A/D 12x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 18-DIP (0.300", 7.62mm)
• Controller Family/series: PIC16F
• No. Of I/o's: 16
• Eeprom Memory Size: 256Byte
• Ram Memory Size: 384Byte
• Cpu Speed: 32MHz
• No. Of Timers: 5
• Processor Series: PIC16F
• Core: PIC
• Data Bus Width: 8 bit
• Data Ram Size: 384 B
• Interface Type: I2C, EUSART (SCI), SPI, USB
• Maximum Clock Frequency: 32 MHz
• Number Of Programmable I/os: 15
• Number Of Timers: 4 x 8 bit, 1 x 16 bit
• Operating Supply Voltage: 5.5 V
• Maximum Operating Temperature: + 125 C
• Mounting Style: Through Hole
• 3rd Party Development Tools: 52715-96, 52716-328, 52717-734
• Development Tools By Supplier: PG164130, DV164035, DV244005, DV164005
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 10 bit, 12 Channel
• On-chip Dac: 5 bit
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

25.4.2.3
The operation of the Synchronous Master and Slave
modes is identical (Section 25.4.1.5 “Synchronous
Master Reception”), with the following exceptions:
• Sleep
• CREN bit is always set, therefore the receiver is
• SREN bit, which is a “don’t care” in Slave mode
A character may be received while in Sleep mode by
setting the CREN bit prior to entering Sleep. Once the
word is received, the RSR register will transfer the data
to the RCREG register. If the RCIE enable bit is set, the
interrupt generated will wake the device from Sleep
and execute the next instruction. If the GIE bit is also
set, the program will branch to the interrupt vector.
TABLE 25-10: SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE
© 2009 Microchip Technology Inc.
BAUDCON
INTCON
PIE1
PIR1
RCREG
RCSTA
TRISB
TXSTA
Legend: — = unimplemented read as ‘0’. Shaded cells are not used for synchronous slave reception.
never idle
Name
*
Page provides register information.
EUSART Synchronous Slave
Reception
EUSART Receive Data Register
TMR1GIE
TMR1GIF
ABDOVF
TRISB7
CSRC
SPEN
Bit 7
RECEPTION
GIE
TRISB6
RCIDL
ADIE
PEIE
ADIF
Bit 6
RX9
TX9
TMR0IE
TRISB5
SREN
TXEN
RCIE
RCIF
Bit 5
—
TRISB4
Preliminary
CREN
SCKP
SYNC
INTE
Bit 4
TXIE
TXIF
SSP1IE
SSP1IF
ADDEN
TRISB3
SENDB
BRG16
IOCIE
25.4.2.4
1.
2.
3.
4.
5.
6.
7.
8.
Bit 3
Set the SYNC and SPEN bits and clear the
CSRC bit.
If interrupts are desired, set the RCIE bit of the
PIE1 register and the GIE and PEIE bits of the
INTCON register.
If 9-bit reception is desired, set the RX9 bit.
Set the CREN bit to enable reception.
The RCIF bit will be set when reception is
complete. An interrupt will be generated if the
RCIE bit was set.
If 9-bit mode is enabled, retrieve the Most
Significant bit from the RX9D bit of the RCSTA
register.
Retrieve the 8 Least Significant bits from the
receive FIFO by reading the RCREG register.
If an overrun error occurs, clear the error by
either clearing the CREN bit of the RCSTA
register or by clearing the SPEN bit which resets
the EUSART.
PIC16F/LF1826/27
TMR0IF
CCP1IE
CCP1IF
TRISB2
BRGH
FERR
Bit 2
—
Synchronous Slave Reception
Set-up:
TMR2IE
TMR2IF
TRISB1
OERR
TRMT
WUE
Bit 1
INTF
TMR1IE
TMR1IF
ABDEN
TRISB0
IOCIF
RX9D
TX9D
Bit 0
DS41391B-page 313
Register
on Page
292*
298
297
126
296
89
90
94