PIC16F684-E/SL Microchip Technology, PIC16F684-E/SL Datasheet - Page 68
![IC PIC MCU FLASH 2KX14 14SOIC](/photos/6/59/65933/150-14-soic_sml.jpg)
PIC16F684-E/SL
Manufacturer Part Number
PIC16F684-E/SL
Description
IC PIC MCU FLASH 2KX14 14SOIC
Manufacturer
Microchip Technology
Series
PIC® 16Fr
Datasheets
1.PIC16F616T-ISL.pdf
(8 pages)
2.PIC16F688T-ISL.pdf
(688 pages)
3.PIC16F684-ISL.pdf
(4 pages)
4.PIC16F684-ISL.pdf
(192 pages)
5.PIC16F684-ISL.pdf
(6 pages)
6.PIC16F684-IST.pdf
(164 pages)
Specifications of PIC16F684-E/SL
Program Memory Type
FLASH
Program Memory Size
3.5KB (2K x 14)
Package / Case
14-SOIC (3.9mm Width), 14-SOL
Core Processor
PIC
Core Size
8-Bit
Speed
20MHz
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
12
Eeprom Size
256 x 8
Ram Size
128 x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Processor Series
PIC16F
Core
PIC
Data Bus Width
8 bit
Data Ram Size
128 B
Maximum Clock Frequency
20 MHz
Number Of Programmable I/os
12
Number Of Timers
3
Operating Supply Voltage
2 V to 5.5 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52715-96, 52716-328, 52717-734
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000, DM163014, DM164120-4
Minimum Operating Temperature
- 40 C
On-chip Adc
8-ch x 10-bit
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Connectivity
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
PIC16F684
9.1
When configuring and using the ADC the following
functions must be considered:
• Port configuration
• Channel selection
• ADC voltage reference selection
• ADC conversion clock source
• Interrupt control
• Results formatting
9.1.1
The ADC can be used to convert both analog and digital
signals. When converting analog signals, the I/O pin
should be configured for analog by setting the associated
TRIS and ANSEL bits. See the corresponding port
section for more information.
9.1.2
The CHS bits of the ADCON0 register determine which
channel is connected to the sample and hold circuit.
When changing channels, a delay is required before
starting the next conversion. Refer to Section 9.2
“ADC Operation” for more information.
9.1.3
The VCFG bit of the ADCON0 register provides control
of the positive voltage reference. The positive voltage
reference can be either V
source. The negative voltage reference is always
connected to the ground reference.
TABLE 9-1:
DS41202F-page 66
Legend: Shaded cells are outside of recommended range.
Note 1:
ADC Clock Source
Note:
F
F
F
2:
3:
4:
F
F
F
OSC
OSC
OSC
ADC Configuration
OSC
OSC
OSC
F
ADC Clock Period (T
RC
The F
These values violate the minimum required T
For faster conversion times, the selection of another clock source is recommended.
When the device frequency is greater than 1 MHz, the F
conversion will be performed during Sleep.
PORT CONFIGURATION
Analog voltages on any pin that is defined
as a digital input may cause the input
buffer to conduct excess current.
CHANNEL SELECTION
ADC V
/16
/32
/64
/2
/4
/8
RC
ADC CLOCK PERIOD (T
OLTAGE REFERENCE
source has a typical T
DD
ADCS<2:0>
or an external voltage
AD
000
100
001
101
010
110
x11
)
AD
time of 4 μs for V
AD
) V
2-6 μs
100 ns
200 ns
400 ns
800 ns
20 MHz
1.6 μs
3.2 μs
S
. DEVICE OPERATING FREQUENCIES (V
(1,4)
AD
(2)
(2)
(2)
(2)
time.
DD
9.1.4
The source of the conversion clock is software select-
able via the ADCS bits of the ADCON1 register. There
are seven possible clock options:
• F
• F
• F
• F
• F
• F
• F
The time to complete one bit conversion is defined as
T
as shown in Figure 9-3.
For correct conversion, the appropriate T
must be met. See A/D conversion requirements in
Section 15.0 “Electrical Specifications” for more
information. Table 9-1 gives examples of appropriate
ADC clock selections.
AD
Note:
> 3.0V.
OSC
OSC
OSC
OSC
OSC
OSC
RC
. One full 10-bit conversion requires 11 T
2-6 μs
RC
250 ns
500 ns
Device Frequency (F
1.0 μs
8.0 μs
8 MHz
2.0 μs
4.0 μs
(dedicated internal oscillator)
/2
/4
/8
/16
/32
/64
clock source is only recommended if the
(1,4)
(2)
(3)
(2)
(2)
Unless using the F
system clock frequency will change the
ADC
adversely affect the ADC result.
CONVERSION CLOCK
clock
2-6 μs
16.0 μs
500 ns
1.0 μs
8.0 μs
© 2007 Microchip Technology Inc.
4 MHz
2.0 μs
4.0 μs
OSC
frequency,
(1,4)
(2)
(3)
(2)
(3)
RC
)
, any changes in the
DD
AD
2-6 μs
16.0 μs
32.0 μs
64.0 μs
which
8.0 μs
1 MHz
2.0 μs
4.0 μs
specification
> 3.0V)
AD
(1,4)
periods
(3)
(3)
(3)
(3)
may