PIC16F684-E/SL Microchip Technology, PIC16F684-E/SL Datasheet - Page 104
![IC PIC MCU FLASH 2KX14 14SOIC](/photos/6/59/65933/150-14-soic_sml.jpg)
PIC16F684-E/SL
Manufacturer Part Number
PIC16F684-E/SL
Description
IC PIC MCU FLASH 2KX14 14SOIC
Manufacturer
Microchip Technology
Series
PIC® 16Fr
Datasheets
1.PIC16F616T-ISL.pdf
(8 pages)
2.PIC16F688T-ISL.pdf
(688 pages)
3.PIC16F684-ISL.pdf
(4 pages)
4.PIC16F684-ISL.pdf
(192 pages)
5.PIC16F684-ISL.pdf
(6 pages)
6.PIC16F684-IST.pdf
(164 pages)
Specifications of PIC16F684-E/SL
Program Memory Type
FLASH
Program Memory Size
3.5KB (2K x 14)
Package / Case
14-SOIC (3.9mm Width), 14-SOL
Core Processor
PIC
Core Size
8-Bit
Speed
20MHz
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
12
Eeprom Size
256 x 8
Ram Size
128 x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Processor Series
PIC16F
Core
PIC
Data Bus Width
8 bit
Data Ram Size
128 B
Maximum Clock Frequency
20 MHz
Number Of Programmable I/os
12
Number Of Timers
3
Operating Supply Voltage
2 V to 5.5 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52715-96, 52716-328, 52717-734
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000, DM163014, DM164120-4
Minimum Operating Temperature
- 40 C
On-chip Adc
8-ch x 10-bit
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Connectivity
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
PIC16F684
12.3.6
On power-up, the time-out sequence is as follows:
• PWRT time-out is invoked after POR has expired.
• OST is activated after the PWRT time-out has
The total time-out will vary based on oscillator
configuration and PWRTE bit status. For example, in EC
mode with PWRTE bit erased (PWRT disabled), there
will be no time-out at all. Figure 12-4, Figure 12-5 and
Figure 12-6 depict time-out sequences. The device can
execute code from the INTOSC while OST is active by
enabling Two-Speed Start-up or Fail-Safe Monitor (see
Section 3.7.2 “Two-speed Start-up Sequence” and
Section 3.8 “Fail-Safe Clock Monitor”).
Since the time-outs occur from the POR pulse, if MCLR
is kept low long enough, the time-outs will expire. Then,
bringing MCLR high will begin execution immediately
(see Figure 12-5). This is useful for testing purposes or
to synchronize more than one PIC16F684 device
operating in parallel.
Table 12-5 shows the Reset conditions for some
special registers, while Table 12-4 shows the Reset
conditions for all the registers.
TABLE 12-1:
TABLE 12-2:
TABLE 12-3:
DS41202F-page 102
XT, HS, LP
RC, EC, INTOSC
PCON
STATUS
Legend: u = unchanged, x = unknown, – = unimplemented bit, reads as ‘0’, q = value depends on condition.
Note 1:
Oscillator Configuration
Legend: u = unchanged, x = unknown
expired.
Name
POR
0
u
u
u
u
u
Shaded cells are not used by BOR.
Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.
TIME-OUT SEQUENCE
Bit 7
IRP
BOR
—
x
0
u
u
u
u
TIME-OUT IN VARIOUS SITUATIONS
STATUS/PCON BITS AND THEIR SIGNIFICANCE
SUMMARY OF REGISTERS ASSOCIATED WITH BROWN-OUT RESET
Bit 6
RP1
—
TO
1
1
0
0
u
1
T
ULPWUE
PWRT
PWRTE = 0
Bit 5
RP0
T
T
PWRT
OSC
PD
+ 1024 •
1
1
u
0
u
0
Power-up
SBOREN
Bit 4
Power-on Reset
Brown-out Reset
WDT Reset
WDT Wake-up
MCLR Reset during normal operation
MCLR Reset during Sleep
TO
PWRTE = 1
1024 • T
—
Bit 3
PD
—
OSC
12.3.7
The Power Control register PCON (address 8Eh) has
two Status bits to indicate what type of Reset occurred
last.
Bit 0 is BOR (Brown-out). BOR is unknown on
Power-on Reset. It must then be set by the user and
checked on subsequent Resets to see if BOR = 0,
indicating that a Brown-out has occurred. The BOR
Status bit is a “don’t care” and is not necessarily
predictable if the brown-out circuit is disabled
(BOREN<1:0>
register).
Bit 1 is POR (Power-on Reset). It is a ‘0’ on Power-on
Reset and unaffected otherwise. The user must write a
‘1’ to this bit following a Power-on Reset. On a subse-
quent Reset, if POR is ‘0’, it will indicate that a
Power-on Reset has occurred (i.e., V
gone too low).
For more information, see Section 4.2.4 “Ultra
Low-Power
“Brown-Out Reset (BOR)”.
Bit 2
T
—
Z
PWRT
PWRTE = 0
T
T
PWRT
OSC
+ 1024 •
Brown-out Reset
Bit 1
POR
DC
POWER CONTROL (PCON)
REGISTER
Condition
Wake-up”
= 00 in the Configuration Word
Bit 0
BOR
C
PWRTE = 1
1024 • T
© 2007 Microchip Technology Inc.
—
--01 --qq --0u --uu
0001 1xxx 000q quuu
POR, BOR
Value on:
OSC
and
Wake-up from
1024 • T
Section 12.3.4
DD
Sleep
Resets
Value on
all other
may have
—
OSC
(1)