C8051F040-GQ Silicon Laboratories Inc, C8051F040-GQ Datasheet - Page 229

IC 8051 MCU 64K FLASH 100TQFP

C8051F040-GQ

Manufacturer Part Number
C8051F040-GQ
Description
IC 8051 MCU 64K FLASH 100TQFP
Manufacturer
Silicon Laboratories Inc
Series
C8051F04xr
Datasheets

Specifications of C8051F040-GQ

Program Memory Type
FLASH
Program Memory Size
64KB (64K x 8)
Package / Case
100-TQFP, 100-VQFP
Core Processor
8051
Core Size
8-Bit
Speed
25MHz
Connectivity
CAN, EBI/EMI, SMBus (2-Wire/I²C), SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number Of I /o
64
Ram Size
4.25K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 3.6 V
Data Converters
A/D 8x8b, 13x12b; D/A 2x10b, 2x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Processor Series
C8051F0x
Core
8051
Data Bus Width
8 bit
Data Ram Size
4.25 KB
Interface Type
CAN/SMBus/SPI/UART
Maximum Clock Frequency
25 MHz
Number Of Programmable I/os
64
Number Of Timers
5
Operating Supply Voltage
2.7 V to 3.6 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
PK51, CA51, A51, ULINK2
Development Tools By Supplier
C8051F040DK
Minimum Operating Temperature
- 40 C
On-chip Adc
8-ch x 8-bit or 13-ch x 12-bit
On-chip Dac
2-ch x 12-bit
No. Of I/o's
64
Ram Memory Size
4352Byte
Cpu Speed
25MHz
No. Of Timers
5
Rohs Compliant
Yes
Data Rom Size
64 KB
A/d Bit Size
12 bit
A/d Channels Available
13
Height
1 mm
Length
14 mm
Supply Voltage (max)
3.6 V
Supply Voltage (min)
2.7 V
Width
14 mm
Package
100TQFP
Device Core
8051
Family Name
C8051F04x
Maximum Speed
25 MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
336-1205 - DEV KIT FOR F040/F041/F042/F043
Eeprom Size
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
336-1204

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
C8051F040-GQ
Manufacturer:
SiliconL
Quantity:
702
Part Number:
C8051F040-GQ
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Part Number:
C8051F040-GQR
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Part Number:
C8051F040-GQR
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
18.1.1. CAN Controller Timing
The CAN controller’s system clock (f
external oscillator (such as a quartz crystal) is typically required due to the high accuracy requirements for
CAN communication. Refer to Section “4.10.4 Oscillator Tolerance Range” in the Bosch CAN User’s Guide
for further information regarding this topic.
18.1.2. Example Timing Calculation for 1 Mbit/Sec Communication
This example shows how to configure the CAN contoller timing parameters for a 1 Mbit/Sec bit rate.
Table 18.1 shows timing-related system parameters needed for the calculation.
Each bit transmitted on a CAN network has 4 segments (Sync_Seg, Prop_Seg, Phase_Seg1, and
Phase_Seg2), as shown in Figure 18.3. The sum of these segments determines the CAN bit time (1/bit
rate). In this example, the desired bit rate is 1 Mbit/sec; therefore, the desired bit time is 1000 ns.
Notes:
CIP-51 system clock (SYSCLK)
CAN Controller system clock
1. The CAN time quantum (t
2. The Baud Rate Prescaler (BRP) is defined as the value of the BRP Extension Register plus 1. The BRP
3. Based on an ISO-11898 compliant transceiver. CAN does not specify a physical layer.
Propagation delay time
CAN clock period (t
CAN time quantum (t
are often specified in integer multiples of the time quantum.
Extension Register has a reset value of 0x0000; the Baud Rate Prescaler has a reset value of 1.
CAN bus length
Parameter
(f
sys
1t
)
q
Figure 18.3. Four Segments of a CAN Bit Time
Sync_Seg
Table 18.1. Background System Information
sys
q
1t
)
)
3
Prop_Seg
1 to 8 t
q
q
) is the smallest unit of time recognized by the CAN contoller. Bit timing parameters
sys
q
CAN Bit Time (4 to 25 t
22.1184 MHz
22.1184 MHz
) is derived from the CIP-51 system clock (SYSCLK). Note that an
45.211 ns
45.211 ns
400 ns
Value
10 m
Rev. 1.5
Phase_Seg1
1 to 8 t
22.1184 MHz quartz crystal is connected between
C8051F040/1/2/3/4/5/6/7
External oscillator in ‘Crystal Oscillator Mode’. A
2 x (transceiver loop delay + bus line delay)
5 ns/m signal delay between CAN nodes.
q
q
)
Derived from t
Derived from SYSCLK.
Phase_Seg2
Derived from 1/f
XTAL1 and XTAL2.
Sample Point
Description
1 to 8 t
sys
q
x BRP
sys
.
1,2
229

Related parts for C8051F040-GQ