MC56F8122VFAE Freescale Semiconductor, MC56F8122VFAE Datasheet - Page 89

• Manufacturer Part Number: MC56F8122VFAE
• Description: IC DSP 16BIT 40MHZ 48-LQFP
• Manufacturer: Freescale Semiconductor
• Series: 56F8xxxr

Specifications of MC56F8122VFAE

• Core Processor: 56800
• Core Size: 16-Bit
• Speed: 40MHz
• Connectivity: SCI, SPI
• Peripherals: POR, WDT
• Number Of I /o: 21
• Program Memory Size: 32KB (16K x 16)
• Program Memory Type: FLASH
• Ram Size: 4K x 16
• Voltage - Supply (vcc/vdd): 2.25 V ~ 3.6 V
• Data Converters: A/D 6x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 105°C
• Package / Case: 48-LQFP
• Data Bus Width: 16 bit
• Processor Series: MC56F81xx
• Core: 56800E
• Maximum Clock Frequency: 40 MHz
• Number Of Programmable I/os: 21
• Data Ram Size: 8 KB
• Operating Supply Voltage: - 0.3 V to + 4 V
• Maximum Operating Temperature: + 105 C
• Mounting Style: SMD/SMT
• Data Rom Size: 8 KB
• Minimum Operating Temperature: - 40 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

6.5.8.4
This bit selects the alternate function for GPIOB1.
6.5.8.5
This bit selects the alternate function for GPIOB0.
6.5.8.6
This bit selects the alternate function for GPIOA5.
6.5.8.7
This bit selects the alternate function for GPIOA4.
6.5.8.8
This bit selects the alternate function for GPIOA3.
6.5.8.9
This bit selects the alternate function for GPIOA2.
6.5.9
The Peripheral Clock Enable register is used to enable or disable clocks to the peripherals as a power
savings feature. The clocks can be individually controlled for each peripheral on the chip.
Freescale Semiconductor
Preliminary
•
•
•
•
•
•
•
•
•
•
•
•
Base + $C
RESET
Read
Write
0 = MISO0 (default)
1 = RXD1
0 = SS0 (default)
1 = TXD1
0 = PWMA5
1 = SCLK1
0 = PWMA4
1 = MOS1
0 = PWMA3
1 = MISO1
0 = PWMA2
1 = SS1
Peripheral Clock Enable Register (SIM_PCE)
GPIOB1 (B1)—Bit 5
GPIOB0 (B0)—Bit 4
GPIOA5 (A5)—Bit 3
GPIOA4 (A4)—Bit 2
GPIOA3 (A3)—Bit 1
GPIOA2 (A2)—Bit 0
15
1
1
Figure 6-12 Peripheral Clock Enable Register (SIM_PCE)
14
1
1
ADCA
13
1
CAN
12
1
11
1
1
56F8322 Technical Data, Rev. 16
DEC0
10
1
9
1
1
TMRC
8
1
7
1
1
TMRA SCI 1 SCI 0
6
1
5
1
4
1
SPI1
3
1
SPI0
2
1
Register Descriptions
1
1
1
PWMA
0
1
89