PIC18C858-I/L Microchip Technology, PIC18C858-I/L Datasheet - Page 218

• Manufacturer Part Number: PIC18C858-I/L
• Description: IC PIC MCU OTP 16KX16 84PLCC
• Manufacturer: Microchip Technology
• Series: PIC® 18Cr

Specifications of PIC18C858-I/L

• Core Size: 8-Bit
• Program Memory Size: 32KB (16K x 16)
• Peripherals: Brown-out Detect/Reset, LVD, POR, PWM, WDT
• Core Processor: PIC
• Speed: 40MHz
• Connectivity: CAN, I²C, SPI, UART/USART
• Number Of I /o: 68
• Program Memory Type: OTP
• Ram Size: 1.5K x 8
• Voltage - Supply (vcc/vdd): 4.2 V ~ 5.5 V
• Data Converters: A/D 16x10b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 84-PLCC
• Controller Family/series: PIC18
• No. Of I/o's: 68
• Ram Memory Size: 1.5KB
• Cpu Speed: 40MHz
• No. Of Timers: 4
• Processor Series: PIC18C
• Core: PIC
• Data Bus Width: 8 bit
• Data Ram Size: 1536 B
• Interface Type: 3-Wire, I2C, SPI, USART, CAN
• Maximum Clock Frequency: 40 MHz
• Number Of Programmable I/os: 68
• Number Of Timers: 4 bit
• Operating Supply Voltage: 2.5 V to 5.5 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: 52715-96, 52716-328, 52717-734, 52712-325, EWPIC18
• Development Tools By Supplier: ICE2000, DM163007, DV164136
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 6
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: AC164310 - MODULE SKT FOR PM3 84PLCCDVA18XL840 - ADAPTER DEVICE ICE 84PLCCAC174012 - MODULE SKT PROMATEII 84PLCC
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details
• Other names: PIC18C858I/L

PIC18CXX8
17.7
All nodes on a given CAN bus must have the same
nominal
Non-Return-to-Zero (NRZ) coding, which does not
encode a clock within the data stream. Therefore, the
receive clock must be recovered by the receiving
nodes and synchronized to the transmitters clock.
As oscillators and transmission time may vary from
node to node, the receiver must have some type of
Phase Lock Loop (PLL) synchronized to data transmis-
sion edges, to synchronize and maintain the receiver
clock. Since the data is NRZ coded, it is necessary to
include bit stuffing to ensure that an edge occurs at
least every six bit times, to maintain the Digital Phase
Lock Loop (DPLL) synchronization.
The bit timing of the PIC18CXX8 is implemented using
a DPLL that is configured to synchronize to the incom-
ing data, and provide the nominal timing for the trans-
mitted data. The DPLL breaks each bit time into
multiple segments, made up of minimal periods of time
called the time quanta (T
Bus timing functions executed within the bit time frame,
such as synchronization to the local oscillator, network
transmission delay compensation, and sample point
positioning, are defined by the programmable bit timing
logic of the DPLL.
FIGURE 17-6: BIT TIME PARTITIONING
DS30475A-page 218
Input Signal
T
Baud Rate Setting
Q
bit
rate.
Sync
The
Q
).
CAN
Segment
Prop
protocol
Advanced Information
uses
Segment 1
Phase
Sample Point
All devices on the CAN bus must use the same bit rate.
However, all devices are not required to have the same
master oscillator clock frequency. For the different
clock frequencies of the individual devices, the bit rate
has to be adjusted by appropriately setting the baud
rate prescaler and number of time quanta in each seg-
ment.
The nominal bit rate is the number of bits transmitted
per second assuming an ideal transmitter with an ideal
oscillator, in the absence of resynchronization. The
nominal bit rate is defined to be a maximum of 1Mb/s.
Nominal Bit Time is defined as:
The nominal bit time can be thought of as being divided
into separate non-overlapping time segments. These
segments are shown in Figure 17-6.
• Synchronization Segment (Sync_Seg)
• Propagation Time Segment (Prop_Seg)
• Phase Buffer Segment 1 (Phase_Seg1)
• Phase Buffer Segment 2 [Phase_Seg2)
Nominal Bit Time = T
Phase_Seg1 + Phase_Seg2)
The time segments and also, the nominal bit time, are
made up of integer units of time called time quanta or
T
is programmable from a minimum of 8 T
mum of 25 T
bit time is 1 s, corresponding to a maximum 1 Mb/s
rate.
Q
(see Figure 17-6). By definition, the nominal bit time
T
BIT
= 1 / NOMlNAL BlT RATE
Q
. Also by definition, the minimum nominal
Q
Segment 2
* (Sync_Seg + Prop_Seg +
2000 Microchip Technology Inc.
Phase
Q
to a maxi-