ATXMEGA64A1-AU Atmel, ATXMEGA64A1-AU Datasheet - Page 106

• Manufacturer Part Number: ATXMEGA64A1-AU
• Description: MCU AVR 64K FLASH 1.6V 100-TQFP
• Manufacturer: Atmel
• Series: AVR® XMEGAr

Specifications of ATXMEGA64A1-AU

• Core Processor: AVR
• Core Size: 8/16-Bit
• Speed: 32MHz
• Connectivity: EBI/EMI, I²C, IrDA, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, DMA, POR, PWM, WDT
• Number Of I /o: 78
• Program Memory Size: 64KB (32K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 2K x 8
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 1.6 V ~ 3.6 V
• Data Converters: A/D 16x12b, D/A 4x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 100-TQFP, 100-VQFP
• Processor Series: ATXMEGA64x
• Core: AVR8
• Data Bus Width: 8 bit, 16 bit
• Data Ram Size: 4 KB
• Interface Type: I2C/SPI/USART
• Maximum Clock Frequency: 32 MHz
• Number Of Programmable I/os: 78
• Number Of Timers: 8
• Operating Supply Voltage: 1.6 V to 3.6 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: EWAVR, EWAVR-BL
• Development Tools By Supplier: ATAVRDRAGON, ATAVRISP2, ATAVRONEKIT
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 2 (8-ch x 12-bit)
• On-chip Dac: 2 (2-ch x 12-bit)
• Package: 100TQFP
• Device Core: AVR
• Family Name: XMEGA
• Maximum Speed: 32 MHz
• For Use With: ATAVRONEKIT - KIT AVR/AVR32 DEBUGGER/PROGRMMRATSTK600-TQFP100 - STK600 SOCKET/ADAPTER 100-TQFPATSTK600-TQFP44 - STK600 SOCKET/ADAPTER 44-TQFP770-1007 - ISP 4PORT ATMEL AVR MCU SPI/JTAG770-1004 - ISP 4PORT FOR ATMEL AVR MCU SPIATAVRISP2 - PROGRAMMER AVR IN SYSTEM
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

36.9
36.10 8067D – 07/08
36.11 8067C – 06/08
36.12 8067B – 05/08
8067M–AVR–09/10
8067E – 08/08
1.
2.
3.
1.
2.
3.
1.
2.
3.
4.
5.
6.
1.
2.
3.
4.
5.
6.
7.
8.
9.
10.
11.
12.
Changed
Updated
Updated
Updated
Updated
Inserted
Updated the Front page and
Updated the
Updated
Added
Updated
Ratio (SNR).
Updated Errata
Updated
Added XMEGA A1 Block Diagram,
Updated
Updated AVR CPU
Updated Event System block diagram,
Updated
Updated
Updated
Updated
Updated
Updated
Updated
“Flash and EEPROM Page Size” on page
“Interrupt Vector Summary” on page
Figure 2-2 on page
Table 29-2 on page 51
“Ordering Information” on page
“Peripheral Module Address Map” on page
Figure 3-1 on page
Table 33-6 on page 71
“Pinout/Block Diagram” on page 3
“Overview” on page 5
“PMIC - Programmable Multi-level Interrupt Controller” on page
“AC - Analog Comparator” on page
“Alternate Pin Function Description” on page
“Alternate Pin Functions” on page
“Typical Characteristics” on page
“Ordering Information” on page
“Overview” on page
Figure
“DC Characteristics” on page
“ATxmega128A1 rev. G” on page
2-1’s title to
“Features” on page
“Features” on page
“Block diagram and pinout” on page
4.
6.
5.
included the XMEGA A1 explanation text on page 6.
and
with new data: Gain Error, Offset Error and Signal -to-Noise
Figure 3-1 on page
Table 29-3 on page
Figure 9-1 on page
8.
2.
2.
67.
76.
51.
and
44.
56.
“Pinout and Pin Functions” on page
1.
15.
100.
58.
49.
6.
52.
18.
3.
25.
XMEGA A1
49.
106