PIC18F87J10-I/PT Microchip Technology, PIC18F87J10-I/PT Datasheet
PIC18F87J10-I/PT
Specifications of PIC18F87J10-I/PT
Available stocks
Related parts for PIC18F87J10-I/PT
PIC18F87J10-I/PT Summary of contents
Page 1
... The PIC18F87J10 family parts you have received conform functionally to the Device Data Sheet (DS39663C), except for the anomalies described below. Any Data Sheet Clarification issues related to the PIC18F87J10 family will be reported in a separate Data Sheet errata. Please check the Microchip web site for any existing issues. The ...
Page 2
... PIC18F87J10 FAMILY 3. Module: MSSP In SPI mode, the Buffer Full bit (BF in SSPxSTAT register), the Write Collision Detect bit (WCOL in SSPxCON1) and the Receive Overflow Indicator bit (SSPOV in SSPxCON1) are not reset upon disabling the SPI module (by clearing the SSPEN bit in SSPxCON1 register). ...
Page 3
... To avoid producing the short pulse, turn off Timer2 and clear the TMR2 register, load the SSPxBUF with the data to transmit and then turn Timer2 back on. Refer to Example 2 for sample code. © 2006 Microchip Technology Inc. PIC18F87J10 FAMILY EXAMPLE 2: before CY LOOP BTFSS SSP1STAT, BF ...
Page 4
... Work around Copy the SSPxSTAT register into a variable and perform the bit test on the variable. In Example 3, SSP1STAT is copied into the working register where the bit test is performed. TABLE 2: A/D CONVERTER CHARACTERISTICS: PIC18F87J10 FAMILY (INDUSTRIAL) Param Symbol Characteristic No. A06A E ...
Page 5
... TXREGx when timer is about to overflow. Date Codes that pertain to this issue: All engineering and production devices. © 2006 Microchip Technology Inc. PIC18F87J10 FAMILY 12. Module: EUSART In 9-Bit Asynchronous Full-Duplex Receive mode, the received data may be corrupted if the TX9D bit (TXSTAx<0>) is not modified immediately after the RCIDL bit (BAUDCONx< ...
Page 6
... PIC18F87J10 FAMILY 15. Module: Timer1 In 16-Bit Asynchronous Counter mode (with or without use of the Timer1 oscillator), the TMR1H and TMR3H buffers do not update when TMRxL is read. This issue only affects reading the TMRxH regis- ters. The timers increment and set the interrupt flags as expected. The timer registers can also be written as expected ...
Page 7
... First revision of this document. Includes silicon issues 1 (ADC), 2 (ADC), and 3 (MSSP). Rev B Document (5/2006) Added silicon issues 4-9 (MSSP), 10 (A/D), 11- 14 (EUSART), 15 (Timer1), 16 (CPU), 17 (External Memory Bus), 18, (External Memory Bus), and 19 (Core Program Memory Space). © 2006 Microchip Technology Inc. PIC18F87J10 FAMILY DS80246B-page 7 ...
Page 8
... PIC18F87J10 FAMILY NOTES: DS80246B-page 8 © 2006 Microchip Technology Inc. ...
Page 9
... PowerMate, PowerTool, REAL ICE, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...
Page 10
... Fax: 886-3-572-6459 Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 © 2006 Microchip Technology Inc. EUROPE Austria - Wels Tel: 43-7242-2244-399 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 ...