ATTINY261-20MU Atmel, ATTINY261-20MU Datasheet - Page 108
![IC MCU AVR 2K FLASH 20MHZ 32-QFN](/photos/12/13/121309/313-32-qfn_sml.jpg)
ATTINY261-20MU
Manufacturer Part Number
ATTINY261-20MU
Description
IC MCU AVR 2K FLASH 20MHZ 32-QFN
Manufacturer
Atmel
Series
AVR® ATtinyr
Specifications of ATTINY261-20MU
Core Processor
AVR
Core Size
8-Bit
Speed
20MHz
Connectivity
USI
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
16
Program Memory Size
2KB (1K x 16)
Program Memory Type
FLASH
Eeprom Size
128 x 8
Ram Size
128 x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 11x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
32-VQFN Exposed Pad, 32-HVQFN, 32-SQFN, 32-DHVQFN
Processor Series
ATTINY2x
Core
AVR8
Data Bus Width
8 bit
Data Ram Size
128 B
Interface Type
2-Wire, SPI, USI
Maximum Clock Frequency
20 MHz
Number Of Programmable I/os
16
Number Of Timers
2
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
EWAVR, EWAVR-BL
Development Tools By Supplier
ATAVRDRAGON, ATSTK500, ATSTK600, ATAVRISP2, ATAVRONEKIT
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit, 11 Channel
Package
32MLF EP
Device Core
AVR
Family Name
ATtiny
Maximum Speed
20 MHz
Operating Supply Voltage
3.3|5 V
For Use With
ATSTK600 - DEV KIT FOR AVR/AVR32ATAVRBC100 - REF DESIGN KIT BATTERY CHARGER770-1007 - ISP 4PORT ATMEL AVR MCU SPI/JTAGATSTK505 - ADAPTER KIT FOR 14PIN AVR MCU
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATTINY261-20MU
Manufacturer:
AVNET
Quantity:
20 000
12.10.1
12.10.2
12.11 Accessing 10-Bit Registers
12.11.1
108
ATtiny261/461/861
Fault Protection Trigger Source
Noise Canceler
Reusing the temporary high byte register
pins. The Fault Protection Enable (FPEN1) is automatically cleared at the same system clock as
the COM1nx bits are cleared.
If the Fault Protection Interrupt Enable bit (FPIE1) is set, a Fault Protection interrupt is generated
and the FPEN1 bit is cleared. Alternatively the FPEN1 bit can be polled by software to figure out
when the Timer/Counter has entered to Fault Protection mode.
The main trigger source for the Fault Protection unit is the external interrupt pin (INT0). Alterna-
tively the Analog Comparator output can be used as trigger source for the Fault Protection unit.
The Analog Comparator is selected as trigger source by setting the Fault Protection Analog
Comparator (FPAC1) bit in the Timer/Counter1 Control Register (TCCR1D). Be aware that
changing trigger source can trigger a Fault Protection mode. Therefore it is recommended to
clear the FPF1 flag after changing trigger source, setting edge detector or enabling the Fault
Protection.
Both the external interrupt pin (INT0) and the Analog Comparator output (ACO) inputs are sam-
pled using the same technique as with the T0 pin (see
detectors are also identical but when the noise canceler is enabled additional logic is activated
before the edge detector, increasing the propagation delay with four system clock cycles.
An Input Capture can also be triggered by software by controlling the port of the INT0 pin.
The noise canceler uses a simple digital filtering technique to improve noise immunity. Consecu-
tive samples are monitored in a pipeline four units deep. The signal going to the edge detecter is
allowed to change only when all four samples are equal.
The noise canceler is enabled by setting the Fault Protection Noise Canceler (FPNC1) bit in
Timer/Counter1 Control Register D (TCCR1D). When enabled, the noise canceler introduces an
additional delay of four system clock cycles to a change applied to the input.
The noise canceler uses the system clock directly and is therefore not affected by the prescaler.
If 10-bit values are written to the TCNT1 and OCR1A/B/C/D registers, the 10-bit registers can be
byte accessed by the AVR CPU via the 8-bit data bus using two read or write operations. The
10-bit registers have a common 2-bit Timer/Counter1 High Byte Register (TC1H) that is used for
temporary storing of the two MSBs of the 10-bit access. The same TC1H register is shared
between all 10-bit registers. Accessing the low byte triggers the 10-bit read or write operation.
When the low byte of a 10-bit register is written by the CPU, the high byte stored in the TC1H
register, and the low byte written are both copied into the 10-bit register in the same clock cycle.
When the low byte of a 10-bit register is read by the CPU, the high byte of the 10-bit register is
copied into the TC1H register in the same clock cycle as the low byte is read.
To do a 10-bit write, the high byte must be written to the TC1H register before the low byte is
written. For a 10-bit read, the low byte must be read before the high byte.
If writing to more than one 10-bit register where the high byte is the same for all registers written,
then the high byte only needs to be written once. However, note that the same rule of atomic
operation described previously also applies in this case.
Figure 11-3 on page
74). The edge
2588E–AVR–08/10