PIC12F629T-E/SN Microchip Technology, PIC12F629T-E/SN Datasheet - Page 75
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
PIC12F629T-E/SN
Manufacturer Part Number
PIC12F629T-E/SN
Description
IC MCU CMOS 8BIT 1K FLASH 8-SOIC
Manufacturer
Microchip Technology
Series
PIC® 12Fr
Datasheets
1.PIC12F629T-ISN.pdf
(136 pages)
2.PIC12F629T-ISN.pdf
(8 pages)
3.PIC12F629T-ISN.pdf
(24 pages)
Specifications of PIC12F629T-E/SN
Core Size
8-Bit
Program Memory Size
1.75KB (1K x 14)
Core Processor
PIC
Speed
20MHz
Peripherals
POR, WDT
Number Of I /o
5
Program Memory Type
FLASH
Eeprom Size
128 x 8
Ram Size
64 x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
8-SOIC (3.9mm Width)
Controller Family/series
PIC12
No. Of I/o's
6
Eeprom Memory Size
128Byte
Ram Memory Size
64Byte
Cpu Speed
20MHz
No. Of Timers
2
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Data Converters
-
Connectivity
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
PIC12F629-E/SNTR
PIC12F629-E/SNTR
PIC12F629T-E/SNTR
PIC12F629-E/SNTR
PIC12F629T-E/SNTR
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC12F629T-E/SN
Manufacturer:
Microchip Technology
Quantity:
25 993
DECFSZ
Syntax:
Operands:
Operation:
Status Affected:
Description:
GOTO
Syntax:
Operands:
Operation:
Status Affected:
Description:
INCF
Syntax:
Operands:
Operation:
Status Affected:
Description:
2010 Microchip Technology Inc.
Decrement f, Skip if 0
[ label ] DECFSZ f,d
0 f 127
d [0,1]
(f) - 1 (destination);
skip if result = 0
None
The contents of register ‘f’ are
decremented. If ‘d’ is 0, the result
is placed in the W register. If ‘d’ is
1, the result is placed back in
register ‘f’.
If the result is 1, the next instruc-
tion is executed. If the result is 0,
then a NOP is executed instead,
making it a 2T
Unconditional Branch
[ label ]
0 k 2047
k PC<10:0>
PCLATH<4:3> PC<12:11>
None
GOTO is an unconditional branch.
The eleven-bit immediate value is
loaded into PC bits <10:0>. The
upper bits of PC are loaded from
PCLATH<4:3>. GOTO is a two-
cycle instruction.
Increment f
[ label ]
0 f 127
d [0,1]
(f) + 1 (destination)
Z
The contents of register ‘f’ are
incremented. If ‘d’ is 0, the result
is placed in the W register. If ‘d’ is
1, the result is placed back in
register ‘f’.
GOTO k
INCF f,d
CY
instruction.
INCFSZ
Syntax:
Operands:
Operation:
Status Affected:
Description:
IORLW
Syntax:
Operands:
Operation:
Status Affected:
Description:
IORWF
Syntax:
Operands:
Operation:
Status Affected:
Description:
PIC12F629/675
Increment f, Skip if 0
[ label ]
0 f 127
d [0,1]
(f) + 1 (destination),
None
The contents of register ‘f’ are
incremented. If ‘d’ is 0, the result
is placed in the W register. If ‘d’ is
1, the result is placed back in
register ‘f’.
If the result is 1, the next instruc-
tion is executed. If the result is 0,
a NOP is executed instead, making
it a 2T
Inclusive OR W with f
[ label ]
0 f 127
d [0,1]
(W) .OR. (f) (destination)
Z
Inclusive OR the W register with
register ‘f’. If ‘d’ is 0, the result is
placed in the W register. If ‘d’ is 1,
the result is placed back in
register ‘f’.
skip if result = 0
Inclusive OR Literal with W
[ label ]
0 k 255
(W) .OR. k (W)
Z
The contents of the W register are
OR’ed with the eight-bit literal ‘k’.
The result is placed in the W
register.
CY
INCFSZ f,d
instruction.
IORWF
IORLW k
DS41190G-page 75
f,d