LSM2-T/6-W3N-C Murata Power Solutions Inc, LSM2-T/6-W3N-C Datasheet - Page 12

• Manufacturer Part Number: LSM2-T/6-W3N-C
• Description: CONV DC/DC 19.8W 6A 5V SMD
• Manufacturer: Murata Power Solutions Inc
• Series: LSM2r
• Type: Point of Load (POL) Non-Isolatedr

Specifications of LSM2-T/6-W3N-C

• Output: 0.75 ~ 3.3V
• Number Of Outputs: 1
• Power (watts): 19W
• Mounting Type: Surface Mount
• Voltage - Input: 2.4 ~ 5.5V
• Package / Case: 8-DIP SMD Module
• 1st Output: 0.75 ~ 3.3 VDC @ 6A
• Size / Dimension: 1.30" L x 0.53" W x 0.34" H (33mm x 13.5mm x 8.6mm)
• Power (watts) - Rated: 19.8W
• Operating Temperature: -40°C ~ 85°C
• Efficiency: 95.5%
• Approvals: CSA, cUL, EN, UL
• Dc / Dc Converter O/p Type: Variable
• No. Of Outputs: 1
• Input Voltage: 2.4V To 5.5V
• Power Rating: 19.8W
• Output Voltage: 5V
• Output Current: 6A
• Approval Bodies: UL, CSA
• Supply Voltage: 5V
• Product: Non-Isolated / POL
• Output Power: 20 W
• Input Voltage Range: 2.4 V to 5.5 V
• Output Voltage (channel 1): 0.75 V to 3.3 V
• Output Current (channel 1): 6 A
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• 3rd Output: -
• 2nd Output: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 811-1782-2

LSM2 Power Sequencing
Whereas in the old days, one master switch simultaneously turned on the
power for all parts of a system, many modern systems require multiple supply
voltages for different on-board sections. Typically the CPU or microcontroller
needs 1.8 Volts or lower. Memory (particularly DDR) may use 1.8 to 2.5 Volts.
Interface “glue” and “chipset” logic might use +3.3Vdc power while Input/Out-
put subsystems may need +5V. Finally, peripherals use 5V and/or 12V.
Timing is Everything
This mix of system voltages is being distributed by several local power solu-
tions including Point-of-load (POL) DC/DC converters and sometimes a linear
regulator, all sourced from a master AC power supply. While this mix of volt-
ages is challenging enough, a further diffi culty is the start-up and shutdown
timing relationship between these power sources and relative voltage differ-
ences between them.
loaded and stabilized before the I/O section is turned on. This avoids uncom-
manded data bytes being transferred, compromising an active external network
or placing the I/O section in an undefi ned mode. Or it keeps bad commands out
of disk and peripheral controllers until they are ready to go to work.
the master source all at once. A more serious reason to manage the timing and
voltage differences is to avoid either a latchup condition in programmable logic
(a latchup might ignore commands or would respond improperly to them) or a
high current startup situation (which may damage on-board circuits). And on
the power down phase, inappropriate timing or voltages can cause interface
logic to send a wrong “epitaph” command.
Two Approaches
There are two ways to manage these timing and voltage differences. Either the
power up/down sequence can be controlled by discrete On/Off logic controls
for each power supply (see Figure 9). Or the power up/down cycle is set by
Sequencing or Tracking circuits. Some systems combine both methods.
powered logic sequencer or dedicated microcontroller which turns on each
downstream power section in cascaded series. This of course assumes all
POL’s have On/Off controls. A distinct advantage of the sequencing controller
is that it can produce an “All On” output signal to state that the full system is
stable and ready to go to work. For additional safety, the sequencer can moni-
tor the output voltages of all downstream POL’s with an A/D converter system.
extra cost, wiring and programming complexity. First, power is applied as a
fast-rising, all-or-nothing step which may be unacceptable to certain circuits,
especially large output bypass capacitors. These could force POL’s into over-
current shutdown. And some circuits (such as many linear regulators and some
POL’s) may not have convenient start-up controls. This requires designing and
fabricating external power controls such as high-current MOSFET’s.
For many systems, the CPU and memory must be powered up, boot-strap
Another goal for staggered power-up is to avoid an oversize load applied to
The fi rst system (discrete On/Off controls) applies signals from an already-
However the sequencer controller has some obvious diffi culties besides
www.murata-ps.com
be characterized for start-up and down times. These often vary—one POL may
stabilize in 15 milliseconds whereas another takes 50 milliseconds. Another
problem is that the sequencing controller itself must be “already running” and
stabilized before starting up other circuits. If there is a glitch in the system,
the power up/down sequencer could get out of step with possible disastrous
results. Lastly, changing the timing may require reprogramming the logic
sequencer or rewriting software.
Sequence/Track Input
A different power sequencing solution is employed on MPS’s LSM2 DC/DC con-
verter. After external input power is applied and the converter stabilizes, a high
impedance Sequence/Track input pin accepts an external analog voltage. The
output power voltage will then track this Sequence/Track input at a one-to-one
ratio up to the nominal set point voltage for that converter. This Sequencing
input may be ramped, delayed, stepped or otherwise phased as needed for
the output power, all fully controlled by the user’s simple external circuits. As a
direct input to the converter’s feedback loop, response to the Sequence/Track
input is very fast (milliseconds).
On/Off logic sequencer may be duplicated. The Sequence pin system does not
use the converter’s Enable On/Off control (unless it is a master emergency shut
down system).
If the power up/down timing needs to be closely controlled, each POL must
By properly controlling this Sequence pin, most operations of the discrete
STARTUP SEQUENCE:
CPU
POL A
POL B
Figure 9. Power Up/Down Sequencing Controller
ENABLE
Selectable-Output POL DC/DC Converters
CONTROLLER
SEQUENCING
“ALL ON”
OFF
OFF
25 Jun 2010
TO OTHER POLs
+12Vdc
Settling
Delay
ON
Single Output, Non-Isolated
ENABLE
ENABLE
MDC_LSM2
+V
+V
IN
IN
LSM2 Series
email: [e-mail]
ON
POL
POL
A
B
Series.B09Δ
+5V
LOADS
+3.3V
LOADS
TIME
Page 12 of 17