MT9VDDT6472AG-335D1 Micron Technology Inc, MT9VDDT6472AG-335D1 Datasheet - Page 4

• Manufacturer Part Number: MT9VDDT6472AG-335D1
• Description: MODULE DDR SDRAM 512MB 184-DIMM
• Manufacturer: Micron Technology Inc

Specifications of MT9VDDT6472AG-335D1

• Memory Type: DDR SDRAM
• Memory Size: 512MB
• Speed: 167MHz
• Package / Case: 184-DIMM
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Other names: 557-1137

Table 5:
Pin numbers may not correlate with symbols; ; Refer to Pin Assignment Tables on page 3 for more information
pdf: 09005aef80a43e7d, source: 09005aef80a43d77
DDA9C16_32_64x72AG.fm - Rev. B 9/04 EN
97, 107, 119, 129, 149, 159,
5, 14, 25, 36, 56, 67, 78, 86
115
27, 29, 32, 37, 41, 43, 48,
44, 45, 49, 51, 134, 135,
16, 17, 75, 76, 137, 138
122, 125, 130, 141
(256MB,
PIN NUMBERS
63, 65, 154
142, 144
169, 177
52, 59
157
21
512MB), 118,
Pin Descriptions
WE#, CAS#, RAS#
CK1#, CK2, CK2#
(256MB, 512MB)
CK0, CK0#, CK1,
DQS0-DQS7
DM0
SYMBOL
BA0, BA1
CB0–CB7
(128MB)
A0–A11
A0–A12
CKE0
S0#
–
DM7
128MB, 256MB, 512MB (x72, ECC, SR), PC3200
Input/Output
Input/Output
TYPE
Input
Input
Input
Input
Input
Input
Input
4
Command Inputs: WE#, RAS#, and CAS# (along with S#)
define the command being entered.
Clocks: CK and CK# are differential clock inputs. All
address and control input signals are sampled on the
crossing of the positive edge of CK and negative edge of
CK#. Output data (DQs and DQS) is referenced to the
crossings of CK and CK#.
Clock Enable: CKE activates (HIGH) and deactivates (LOW)
internal clock signals, device input buffers, and output
drivers. Deactivating the clock provides PRECHARGE
POWER-DOWN and SELF REFRESH operation (all device
banks idle), or ACTIVE POWER-DOWN (row ACTIVE in any
device bank). CKE is synchronous for all functions except
for disabling outputs, which is achieved asynchronously.
CKE must be maintained HIGH throughout read and
write accesses. Input buffers (excluding CK, CK# and CKE)
are disabled during POWERDOWN. Input buffers
(excluding CKE) are disabled during SELF REFRESH. CKE is
an SSTL_2 input but will detect an LVCMOS LOW level
after V
After CKE has been brought HIGH, it is an SSTL_2 input
only.
Chip Select: S# enables (registered LOW) and disable
(registered HIGH) the command decoder. All commands
are masked when S# is registered HIGH. S# is considered
part of the command code.
Bank Addresses: BA0 and BA1 define to which device
bank an ACTIVE, READ, WRITE or PRECHARGE command
is being applied.
Address Inputs: Sampled during the ACTIVE command
(row-address) and READ/WRITE command (column-
address, with A10 defining auto precharge) to select one
location out of the memory array in the respective device
device bank. A10 is sampled during a PRECHARGE
command to determine whether the PRECHARGE applies
to one device bank (A10 LOW) or all device banks (A10
HIGH). The address inputs also provide the op-code
during a MODE REGISTER SET command.
Data I/Os: Check bits.
Data Write Mask: DM LOW allows WRITE operation. DM
HIGH blocks WRITE operation. DM lines do not affect
READ operation.
Data Strobe: Output with READ data, input with WRITE
data. DQS is edge-aligned with READ data, centered in
WRITE data. Used to capture data.
Micron Technology, Inc., reserves the right to change products or specifications without notice.
184-Pin DDR SDRAM UDIMM
DD
is applied and until CKE is first brought HIGH.
DESCRIPTION
©2004 Micron Technology, Inc.