CS5467-ISZ Cirrus Logic Inc, CS5467-ISZ Datasheet - Page 20

• Manufacturer Part Number: CS5467-ISZ
• Description: IC ENERGY METERING 1PHASE 28SSOP
• Manufacturer: Cirrus Logic Inc

Specifications of CS5467-ISZ

• Package / Case: 28-SSOP
• Input Impedance: 30 KOhm
• Measurement Error: 0.1%
• Voltage - I/o High: 0.8V
• Voltage - I/o Low: 0.2V
• Current - Supply: 3.5mA
• Voltage - Supply: 4.75 V ~ 5.25 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Meter Type: Single Phase
• Output Voltage Range: 2.4 V to 2.6 V
• Input Voltage Range: 2.4 V to 2.6 V
• Input Current: 100 nA
• Power Dissipation: 500 mW
• Operating Temperature Range: - 40 C to + 85 C
• Mounting Style: SMD/SMT
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: 598-1555 - BOARD EVAL FOR CS5467 ADC
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 598-1197-5

6. SETTING UP THE CS5467
6.1 Clock Divider
The internal clock to the CS5467 needs to operate
around 4 MHz. However, by using the internal clock di-
vider, a higher crystal frequency can be used. This is im-
portant when driving an external microcontroller
requiring a faster clock and using the CPUCLK output.
K is the divide ratio from the crystal input to the internal
clock and is selected with Configuration register ( Con-
fig ) bits K[3:0]. It has a range of 1 to 16. A value of zero
results in a setting of 16.
6.2 CPU Clock Inversion
By default, CPUCLK is inverted from XIN. Setting Con-
figuration register bit iCPU removes this inversion. This
can be useful when one phase adds more noise to the
system than the other.
6.3 Interrupt Pin Behavior
The behavior of the INT pin is controlled by the IMODE
and IINV bits in the Configuration register as shown.
If IMODE = 1, the duration of the INT pulse will be two
DCLK cycles, where DCLK = MCLK/K.
6.4 Current Input Gain Ranges
Control register bits I1gain (I2gain) select the input
range of the current inputs.
6.5 High-pass Filters
Mode Control ( Modes ) register bits VHPF and IHPF ac-
tivate the HPF in the voltage and current paths, respec-
tively. Each energy channel has separate VHPF and
IHPF bits. When a high-pass filter is enabled in only one
20
IMODE
I1gain, I2gain
0
0
1
1
Table 2. Current Input Gain Ranges
Table 1. Interrupt Configuration
0
1
IINV
0
1
0
1
Maximum Input
Active-high Level
Active-low Level
±250 mV
±50 mV
High Pulse
Low Pulse
INT Pin
Gain
10x
50x
path within a channel, a phase matching filter (PMF) is
applied to the other path within that channel. The PMF
filter matches the amplitude and phase response of the
HPF in the band of interest, but passes DC.
6.6 Cycle Count
Low-rate calculations, such as average power and RMS
voltage and current integrate over several ( N ) output
word rate (OWR) samples. The duration of this averag-
ing window is set by the Cycle Count ( N ) register. By de-
fault, Cycle Count is set to 4000 (1 second at output
word rate [OWR] of 4000 Hz). The minimum value for
Cycle Count is 10.
6.7 Energy Pulse Outputs
By default, E1 outputs total active energy, E3, total re-
active energy, and E2, the sign of both active and reac-
tive energy. (See
and E3
Three pairs of bits in the Mode Control ( Modes ) register
control the operation of these outputs. These bits are
named
E3MODE[1:0]. Some combinations of these bits over-
ride others, so read the following paragraphs carefully.
The E2 pin can output energy sign, or total apparent en-
ergy. Table 4 lists the functions of E2 as controlled by
E2MODE[1:0] in the Modes register .
Note: E2MODE[1:0]=3 is a special mode.
The E3 pin can output total reactive energy, power fail
monitor status, voltage1 sign, or total apparent energy.
Table 5 lists the functions of E3 as controlled by
VHPF
E2MODE1 E2MODE0
0
0
1
1
Table 3. High-pass Filter Configuration
0
0
1
1
on page 13.)
IHPF
Table 4. E2 Pin Configuration
E1MODE[1:0],
0
1
0
1
Figure 2. Timing Diagram for E1, E2,
0
1
0
1
HPF on Current, PMF on Voltage
HPF on Voltage, PMF on Current
No filter on Voltage or Current
HPF on Current and Voltage
Filter Configuration
Total Apparent Energy
Enable E1MODE
E2MODE[1:0],
Energy Sign
E2 output
Not Used
CS5467
DS714F1
and