ATTINY26L8SU SL383 Atmel, ATTINY26L8SU SL383 Datasheet - Page 90
ATTINY26L8SU SL383
Manufacturer Part Number
ATTINY26L8SU SL383
Description
MCU 8-Bit ATtiny AVR RISC 2KB Flash 3.3V/5V 20-Pin SOIC T/R
Manufacturer
Atmel
Datasheet
1.ATTINY26L8PU.pdf
(185 pages)
- Current page: 90 of 185
- Download datasheet (3Mb)
Two-wire Mode
90
ATtiny26(L)
the master device, and when the transfer is completed the data received from the mas-
ter is stored back into the r16 register.
Note that the first two instructions is for initialization only and needs only to be executed
once.These instructions sets Three-wire mode and positive edge Shift Register clock.
The loop is repeated until the USI Counter Overflow Flag is set.
The USI Two-wire mode is compliant to the Inter IC (TWI) bus protocol, but without slew
rate limiting on outputs and input noise filtering. Pin names used by this mode are SCL
and SDA.
Figure 47. Two-wire Mode Operation, Simplified Diagram
Figure 47 shows two USI units operating in Two-wire mode, one as master and one as
slave. It is only the physical layer that is shown since the system operation is highly
dependent of the communication scheme used. The main differences between the mas-
ter and slave operation at this level, is the serial clock generation which is always done
by the master, and only the slave uses the clock control unit. Clock generation must be
implemented in software, but the shift operation is done automatically by both devices.
Note that only clocking on negative edge for shifting data is of practical use in this mode.
The slave can insert wait states at start or end of transfer by forcing the SCL clock low.
This means that the master must always check if the SCL line was actually released
after it has generated a positive edge.
Since the clock also increments the counter, a counter overflow can be used to indicate
that the transfer is completed. The clock is generated by the master by toggling the PB2
pin via the PORTB Register.
The data direction is not given by the physical layer. A protocol, like the one used by the
TWI-bus, must be implemented to control the data flow.
SLAVE
MASTER
Bit7
Bit7
Bit6
Bit6
Bit5
Bit5
Bit4
Bit4
Bit3
Bit3
Bit2
Bit2
Bit1
Bit1
Bit0
Bit0
Two-wire Clock
Control Unit
PORTBz
HOLD
SCL
PBy
PBz
PBy
PBz
SDA
SCL
SDA
SCL
1477J–AVR–06/07
VCC
Related parts for ATTINY26L8SU SL383
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IC AVR MCU 2K 16MHZ IND 32-QFN
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC AVR MCU 2K 16MHZ IND 20-SOIC
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC AVR MCU 2K 16MHZ IND 20-DIP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC AVR MCU 2K 16MHZ IND 32-QFN
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC AVR MCU 2K 16MHZ IND 20-DIP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC AVR MCU 2K 16MHZ COM 20-SOIC
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC AVR MCU 2K 16MHZ IND 20-SOIC
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
ID MCU AVR 2K 5V 16MHZ 32-QFN
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
Microcontrollers (MCU) AVR 2K FLASH 128B EE 128B SRAM ADC
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
Manufacturer:
Atmel Corporation
Datasheet:
Part Number:
Description:
IC AVR MCU 2K 16MHZ COM 32-QFN
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC AVR MCU 2K 16MHZ COM 20-DIP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
ID MCU AVR 2K 5V 16MHZ 20-DIP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
ID MCU AVR 2K 5V 16MHZ 20-SOIC
Manufacturer:
Atmel
Datasheet: