PSD913F1-B-90JI ST Microelectronics, PSD913F1-B-90JI Datasheet - Page 33

no-image

PSD913F1-B-90JI

Manufacturer Part Number
PSD913F1-B-90JI
Description
Flash In-System Programmable ISP Peripherals For 8-bit MCUs
Manufacturer
ST Microelectronics
Datasheet
Preliminary Information
The
PSD9XX
Functional
Blocks
(cont.)
9.1.3.2 Configuration Modes for MCUs with Separate Program and Data Spaces
9.1.3.2.1 Separate Space Modes
Code memory space is separated from data memory space. For example, the PSEN
signal is used to access the program code from the Flash Memory, while the RD signal is
used to access data from the Boot memory, SRAM and I/O Ports. This configuration
requires the VM register to be set to 0Ch.
9.1.3.2.2 . Combined Space Modes
The program and data memory spaces are combined into one space that allows the main
Flash Memory, Boot memory, and SRAM to be accessed by either PSEN or RD. For
example, to configure the main Flash memory in combined space mode, bits 2 and 4 of the
VM register are set to “1”.
9.1.3.3 80C31 Memory Map Example
See Application Note for examples.
Figure 6. 8031 Memory Modes – Separate Space Mode
Figure 7. 80C31 Memory Mode – Combined Space Mode
RD
PSEN
VM REG BIT 3
VM REG BIT 4
VM REG BIT 1
VM REG BIT 2
VM REG BIT 0
DPLD
RD
RS0
CSBOOT0-3
FS0-7
PSEN
DPLD
RS0
CSBOOT0-3
FS0-7
CS
FLASH
MAIN
OE
CS
FLASH
MAIN
OE
CS
SECONDARY
BLOCK
FLASH
OE
RD
SECONDARY
CS
BLOCK
FLASH
OE
PSD9XX Family
CS
SRAM
OE
CS
SRAM
OE
29

Related parts for PSD913F1-B-90JI