AM186ES Advanced Micro Devices, AM186ES Datasheet - Page 55

• Manufacturer Part Number: AM186ES
• Description: microcontrollers provide a low-cost/ high-performance solution for embedded system designers who wish to use the x86 architecture.
• Manufacturer: Advanced Micro Devices

DMA Operation
Each channel has six registers in the peripheral control
block that define specific channel operations. The DMA
registers consist of a 20-bit source address (two regis-
ters), a 20-bit destination address (two registers), a 16-
bit transfer count register, and a 16-bit control register.
The DMA transfer count register (DTC) specifies the
number of DMA transfers to be performed. Up to 64K
transfers can be performed with automatic termination.
The DMA control registers define the channel opera-
tion. All registers can be modified during any DMA ac-
tivity. Any changes made to the DMA registers are
reflected immediately in DMA operation.
The Am188ER microcontroller’s maximum DMA trans-
fer rates are half that of those listed in Table 9 for the
Am186ER microcontroller.
Table 9. Am186ER Microcontroller Maximum DMA
Asynchronous Serial Port/DMA Transfers
The enhanced Am186ER/Am188ER microcontrollers
can DMA to and from the asynchronous serial port.
This is accomplished by programming the DMA con-
troller to perform transfers between a data buffer (lo-
cated either in memor y or I/O space) and an
asynchronous serial por t data register (SPTD or
SPRD). Note that when a DMA channel is in use by the
asynchronous serial port, the corresponding external
DMA request signal is deactivated.
For DMA to the asynchronous serial port, the transmit
data register address, either I/O-mapped or memory-
mapped, should be specified as a byte destination for
the DMA by writing the address of the register into the
DMA destination low and DMA destination high regis-
ters. The destination address (the address of the trans-
mit data register) should be configured as a constant
throughout the DMA operation. The asynchronous se-
rial port transmitter acts as the synchronizing device;
therefore, the DMA channel should be configured as
destination-synchronized.
Synchronization Type
Unsynchronized
Source Synch
Destination Synch
(CPU needs bus)
Destination Synch
(CPU does not need bus)
Transfer Rates
Am186
10.00
MHz
12.5
12.5
8.33
50
Transfer Rate (Mbyte/s)
Maximum DMA
TM
MHz
6.6
40
10
10
ER and Am188
8
MHz
8.25
8.25
5.5
6.6
33
MHz
6.25
6.25
4.16
25
5
TM
ER Microcontrollers Data Sheet
For DMA from the asynchronous serial port, the re-
ceive data register address, either I/O-mapped or
memory-mapped, should be specified as a byte source
for the DMA by writing the address of the register into
the DMA Source and DMA Source High registers. The
source address (the address of the receive data regis-
ter) should be configured as a constant throughout the
DMA. The asynchronous serial port receiver acts as
the synchronizing device; therefore, the DMA channel
should be configured as source- synchronized.
DMA Channel Control Registers
Each DMA control register determines the mode of op-
eration for the particular DMA channel. This register
specifies the following:
n Mode of synchronization
n Whether bytes or words are transferred (Am186ER
n Whether an interrupt is generated after the last
n Whether DMA activity ceases after a programmed
n Relative priority of the DMA channel with respect to
n Whether the source address is incremented, decre-
n Whether the source address addresses memory or
n Whether the destination address is incremented,
n Whether the destination address addresses mem-
DMA Priority
The DMA channels can be programmed so that one
channel is always given priority over the other, or they
can be programmed to alternate cycles when both
have DMA requests pending. DMA cycles always have
priority over internal CPU cycles, except between
locked memory accesses or word accesses to odd
memory locations. However, an external bus hold takes
priority over an internal DMA cycle.
Because an interrupt request, other than an NMI, can-
not suspend a DMA operation and the CPU cannot ac-
cess memory during a DMA cycle, interrupt latency
time suffers during sequences of continuous DMA cy-
cles. An NMI request, however, causes all internal
DMA activity to halt. This allows the CPU to respond
quickly to the NMI request.
microcontroller only)
transfer
number of DMA cycles
the other DMA channel
mented, or maintained constant after each transfer
I/O space
decremented, or maintained constant after trans-
fers
ory or I/O space
55