PCF85134HL-1 NXP [NXP Semiconductors], PCF85134HL-1 Datasheet
PCF85134HL-1
Related parts for PCF85134HL-1
PCF85134HL-1 Summary of contents
Page 1
PCF85134 Universal LCD driver for low multiplex rates Rev. 01 — 17 December 2009 1. General description The PCF85134 is a peripheral device which interfaces to almost any LCD multiplex rates. It generates the drive signals for any static or ...
Page 2
... Marking codes Rev. 01 — 17 December 2009 PCF85134 Universal LCD driver for low multiplex rates Delivery form tape and reel Marking code PCF85134HL © NXP B.V. 2009. All rights reserved. Version SOT315 ...
Page 3
NXP Semiconductors 5. Block diagram V LCD LCD BIAS GENERATOR V SS CLK CLOCK SELECT AND TIMING SYNC OSC OSCILLATOR SCL INPUT FILTERS SDA Fig 1. Block diagram of PCF85134 PCF85134_1 Product data sheet BP0 BP1 BP2 BP3 BACKPLANE OUTPUTS ...
Page 4
NXP Semiconductors 6. Pinning information 6.1 Pinning S31 S32 S33 S34 S35 S36 S37 S38 S39 S40 S41 S42 S43 S44 S45 S46 S47 S48 S49 S50 Fig 2. PCF85134_1 Product data sheet ...
Page 5
NXP Semiconductors 6.2 Pin description Table 3. Symbol S31 to S59 BP0 to BP3 n.c. SDA SCL CLK V DD SYNC OSC SA0 LCD S0 to S30 PCF85134_1 Product data sheet Pin description Pin ...
Page 6
NXP Semiconductors 7. Functional description The PCF85134 is a versatile peripheral device designed to interface any microprocessor or microcontroller to a wide variety of LCDs. It can directly drive any static or multiplexed LCD containing up to four backplanes and ...
Page 7
NXP Semiconductors • The I • The data pointer and the subaddress counter are cleared (set to logic 0) • The display is disabled Remark: Do not transfer data on the I reset action to complete. 7.2 LCD bias generator ...
Page 8
NXP Semiconductors where the values for n are for static drive mode for 1:2 multiplex drive mode for 1:3 multiplex drive mode for 1:4 multiplex drive mode The ...
Page 9
NXP Semiconductors 7.4 LCD drive mode waveforms 7.4.1 Static drive mode The static LCD drive mode is used when a single backplane is provided in the LCD. Backplane and segment drive waveforms for this mode are shown in Fig 4. ...
Page 10
NXP Semiconductors 7.4.2 1:2 Multiplex drive mode When two backplanes are provided in the LCD, the 1:2 multiplex mode applies. The PCF85134 allows the use of Figure 6. Fig 5. PCF85134_1 Product data sheet 1 1 bias ...
Page 11
NXP Semiconductors Fig 6. PCF85134_1 Product data sheet V LCD 2V /3 LCD BP0 V /3 LCD LCD 2V /3 LCD BP1 V /3 LCD LCD 2V /3 LCD LCD ...
Page 12
NXP Semiconductors 7.4.3 1:3 Multiplex drive mode When three backplanes are provided in the LCD, the 1:3 multiplex drive mode applies, as shown in Fig 7. PCF85134_1 Product data sheet Figure 7. V LCD 2V /3 LCD BP0 V /3 ...
Page 13
NXP Semiconductors 7.4.4 1:4 Multiplex drive mode When four backplanes are provided in the LCD, the 1:4 multiplex drive mode applies, as shown in BP0 BP1 BP2 BP3 Sn Sn+1 Sn+2 Sn+3 state 1 state 2 Fig 8. PCF85134_1 Product ...
Page 14
NXP Semiconductors 7.5 Oscillator The internal logic and the LCD drive signals of the PCF85134 are timed by the frequency f , which equals either the built-in oscillator frequency f clk f . The clock frequency f clk(ext) 7.5.1 Internal ...
Page 15
NXP Semiconductors 7.9 Backplane outputs The LCD drive section includes four backplane outputs: BP0 to BP3. The backplane output signals are generated based on the selected LCD drive mode. • In 1:4 multiplex drive mode: BP0 to BP3 must be ...
Page 16
LCD segments LCD backplanes S a n+2 BP0 n+3 n+1 static n+5 n n+6 BP0 1 ...
Page 17
NXP Semiconductors The following applies to • In static drive mode the eight transmitted data bits are placed into row 0 of eight successive 4-bit RAM words. • In 1:2 multiplex mode the eight transmitted data bits are placed in ...
Page 18
NXP Semiconductors Once the display RAM of the first PCF85134 has been written, the second PCF85134 is selected by sending the device-select command again. This time however the command matches the second device's hardware subaddress. Next the load-data-pointer command is ...
Page 19
NXP Semiconductors Table 7. Blink mode off additional feature is for an arbitrary selection of LCD segments to blink. This applies to the static and 1:2 multiplex drive modes and can be implemented without any communication ...
Page 20
NXP Semiconductors 8. Basic architecture 8.1 Characteristics of the I 2 The I C-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a Serial Data line (SDA) and a Serial Clock Line (SCL). Both ...
Page 21
NXP Semiconductors SDA SCL Fig 13. System configuration 8.1.3 Acknowledge The number of data bytes transferred between the START and STOP conditions from transmitter to receiver is unlimited. Each byte of eight bits is followed by an acknowledge cycle. • ...
Page 22
NXP Semiconductors 2 8.1.4 I C-bus controller The PCF85134 acts transmit data the acknowledge signals of the selected devices. Device selection depends on the 2 I C-bus slave address, the transferred command data and ...
Page 23
NXP Semiconductors R slave address control byte EXAMPLES a) transmit two bytes of RAM data ...
Page 24
NXP Semiconductors The acknowledgement after each byte is made only by the (A0, A1, and A2) addressed PCF85134. After the last display byte, the I Alternatively a START may be issued to RESTART I 8.3 Command decoder The command decoder ...
Page 25
NXP Semiconductors Table 13. See Section Bit [1] The bank-select command has no effect in 1:3 or 1:4 multiplex drive modes. Table 14. See Section Bit [1] Normal ...
Page 26
NXP Semiconductors 9. Internal circuitry Fig 17. Device protection diagram PCF85134_1 Product data sheet Universal LCD driver for low multiplex rates V DD SA0 CLK OSC SYNC V ...
Page 27
NXP Semiconductors 10. Limiting values CAUTION Static voltages across the liquid crystal display can build up when the LCD supply voltage (V LCD display artifacts. To avoid such artifacts, V Table 15. In accordance with the Absolute Maximum Rating System ...
Page 28
NXP Semiconductors 11. Static characteristics Table 16. Static characteristics Symbol Parameter Supplies V supply voltage DD V LCD supply voltage LCD I supply current DD I ...
Page 29
NXP Semiconductors 12. Dynamic characteristics Table 17. Dynamic characteristics Symbol Parameter Clock Internal: output pin CLK f oscillator frequency osc External: input pin CLK f external ...
Page 30
NXP Semiconductors BP0 to BP3, and S0 to S59 Fig 18. Driver timing waveforms SDA SCL SDA Fig 19. I PCF85134_1 Product data sheet clk t clk(H) CLK SYNC t PD(SYNC_N BUF LOW t HD;STA ...
Page 31
NXP Semiconductors 13. Application information 13.1 Cascaded operation Large display configurations PCF85134 can be recognized on the same 2 I C-bus by using the 3-bit hardware subaddress (A0, A1, and A2) and the programmable 2 I ...
Page 32
NXP Semiconductors V LCD V DD HOST MICRO- PROCESSOR/ MICRO- CONTROLLER V SS Fig 20. Cascaded PCF85134 configuration The SYNC line is provided to maintain the correct synchronization between all cascaded PCF85134. Synchronization is guaranteed after a power-on reset. The ...
Page 33
NXP Semiconductors Fig 21. Synchronization of the cascade for various PCF85134 drive modes The contact resistance between the SYNC pins of cascaded devices must be controlled. If the resistance is too high, the device will not be able to synchronize ...
Page 34
NXP Semiconductors 14. Package outline LQFP80: plastic low profile quad flat package; 80 leads; body 1 pin 1 index DIMENSIONS (mm are the original ...
Page 35
NXP Semiconductors 15. Handling information All input and output pins are protected against ElectroStatic Discharge (ESD) under normal handling. When handling Metal-Oxide Semiconductor (MOS) devices ensure that all normal precautions are taken as described in JESD625-A , IEC 61340-5 or ...
Page 36
NXP Semiconductors 16.3 Wave soldering Key characteristics in wave soldering are: • Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the ...
Page 37
NXP Semiconductors Fig 23. Temperature profiles for large and small components For further information on temperature profiles, refer to Application Note AN10365 “Surface mount reflow soldering description” . 17. Abbreviations Table 22. Acronym CMOS ESD HBM IC LCD MM RAM ...
Page 38
NXP Semiconductors 18. References [1] AN10365 — Surface mount reflow soldering description [2] IEC 60134 — Rating systems for electronic tubes and valves and analogous semiconductor devices [3] IEC 61340-5 — Protection of electronic devices from electrostatic phenomena [4] IPC/JEDEC ...
Page 39
NXP Semiconductors 20. Legal information 20.1 Data sheet status [1][2] Document status Product status Objective [short] data sheet Development Preliminary [short] data sheet Qualification Product [short] data sheet Production [1] Please consult the most recently issued document before initiating or ...
Page 40
NXP Semiconductors 22. Contents 1 General description . . . . . . . . . . . . . . . . . . . . . . 1 2 Features . . . . . . . . ...