C509-L_97 SIEMENS [Siemens Semiconductor Group], C509-L_97 Datasheet - Page 211

no-image

C509-L_97

Manufacturer Part Number
C509-L_97
Description
8-Bit CMOS Microcontroller
Manufacturer
SIEMENS [Siemens Semiconductor Group]
Datasheet
The compare timer match interrupt occurs on a compare match of the CM0 to CM7 registers with
the compare timer when compare mode 1 is selected for the corresponding channel. There are 8
compare match interrupt flags available in SFR IRCON1 which are or-ed together for a single
interrupt request. Thus, a compare match interrupt service routine has to check which compare
match has requested the compare match interrupt. The ICMPx flags must be cleared by software.
Only if timer 2 is assigned to the CMx registers (compare mode 0), an ICMPx request flag is set by
every match in the compare channel. When the compare timer is assigned to the CMx registers
(compare mode 1), an ICMPx request flag will not be set by a compare match event.
Special Function Register IRCON1 (Address D1 H )
Bit
ICMP7 - 0
The compare timer 1 match interrupt occurs on a compare match of the CC10 to CC17 registers
with the compare timer 1 or (if selected) at a capture event at the pins CC10 to CC17. There are 8
compare match/capture interrupt flags available in SFR IRCON2 which are or-ed together for a
single interrupt request. Thus, a compare match/capture interrupt service routine has to check
which compare match/capture event has occurred. The ICC1x flags must be cleared by software.
Special Function Register IRCON2 (Address BF H )
Bit
ICC17 - 10
Semiconductor Group
Bit No.
Bit No.
D1 H
BF H
ICMP7 ICMP6 ICMP5 ICMP4
Function
Compare timer match with register CM7 - CM0 interrupt flags
ICMPx is set by hardware when a compare match of the compare timer with the
compare register CMx occurs but only if the compare function for CMx has been
enabled.
ICMPx must be cleared by software (CMSEL.x = 0 and CMEN.x = 1).
ICC17 ICC16 ICC15 ICC14
Function
Compare timer 1 match with register CC17 - CC10 interrupt flags
ICC1x is set by hardware when a compare match of the compare timer 1 with the
compare register CC1x occurs but only if the compare function for CC1x has been
enabled.
ICC1x must be cleared by software.
MSB
MSB
7
7
6
6
5
5
4
4
7-15
ICMP3 ICMP2 ICMP1 ICMP0
ICC13 ICC12 ICC11 ICC10
3
3
2
2
1
1
LSB
LSB
Interrupt System
0
0
Reset Value : 00 H
Reset Value : 00 H
IRCON1
IRCON2
1997-10-01
C509-L

Related parts for C509-L_97